

HDL-DS-80-1 V

July 1980

AD A 089112

No.



Nuclear Radiation Effects Data on Large Scale Integrated Circuits

by Roland Polimadei, Harvey Eisen, and Kelvin Pinero





U.S. Army Electronics Research and Development Command Harry Diamond Laboratories Adelphi, MD 20783

Approved for public release; distribution unlimited.

021

6000

DOC FILE COPY

UNCLASSIFIED

UNCLASSIFICATION OF THIS PACE (PAM Date Entered)

taria garage graph to the same.

1 TYPE OF REPORT & PERIOD COVERED DA Prø5/2) 11.16.21.20AH.25 10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS IS. DECLASSIFICATION/DOENGRADING SCHEDULE 6. PERFORMING ONG. REPORT NUMBER Prog. El.: 6.21.20.A B. CONTRACT OR GRANT NUMBER(s) 88 15. SECURITY CLASS. (of this report) READ INSTRU BEFORE COMPLE 3. RECIPIENT'S CATALOG UNCLASSIFIED July 1980 Approved for public release; distribution unlimited. OD-ACESSION NO. Alexandria, VA 22333
R. MONITORING AGENZY HANE & ADDRESSIT CITIES IN INC. Nuclear Radiation Effects Data on Large Scale Integrated Circuits Roland Polimadei Harvey Eisen and Kelvin Pincro Harry Diamond Laboratories
2800 Powder Mill Road
Adelphi, Kill 20783
1. Coursoling errice name nup names
U.S. Army Materiel Development and
Readiness Comman (Readiness Comman) REPORT DOCUMENTATION PAGE B. PERFORMING ORGANIZATION NAME AND ADDRESS 16. DISTRIBUTION STATEMENT (of this Report HDL-DS-88-1

17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 different from Report

SUPPLEMENTARY NOTES

KEY BORDS (Continue on teverse side if necessary and identify by black number HDL Project: X750B6 DRCMS Code: 612120H250011 Nuclear radiation effects

Large scale integrated circuits

Integrated circuits

This submitted in the property of the property

DO 1 JAN 73 1673 CONTION OF 1 NOV 45 IS OUSOLETE

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Date Exters)

data on large scale integrated (LSI) circuits. It is intended to be a handy reference to help engineers select components for systems that must survive a given radiation level or evaluate the radiation hardness of previously designed systems. Most of the data in this report were compiled from papers presented at the Annual IEEE Conference on Nuclear and Space Radiation Effects (1971 through 1979). The remainder came from a variety of government and industry reports.

Due to the complexity of testing procedures of LSI devices and the space constraints of a tabular format, not all pertinent data can be presented in this summary. We have attempted to give most of the data needed for assessing the hardness of a given component. The balance of the information can be found in the references.


This summary is divided into an index, six tables of device data, and the references. The index lists the devices in numerical order and cites the tables in which they are listed. The six tables are microprocessors (µP's), random access memories (RAM's), read only memories (ROM's), programmable read only memories (ROM's), shift registers, and miscellaneous devices. Within each table, the devices are arranged numerically. In addition, the µP and RAM tables are subdivided by technology: transistor-transistor logic (TTL), integrated injection logic (I²L), N-channel metal oxide semiconductor (NMOS), and complementary metal oxide semiconductor (CMOS).

given. The terms "transient upset" and "permanent upset" also are used. "Transient upset" means the The device technology and the radiation source are described. The number of samples (Smpl size) tested in that radiation source and the results are given next. Because of the complexity of LSI devices, most investigators make functional rather than parametric For that reason, the results are most the radiation level at which the first failures (such or failure to respond to a command) occurred in the samples tested. When a range of radiation levels is radiation level at which there was a transient output signal possibly large enough to look like a change of "Permanent upset" means the radiation level at which there was a permanent change in some stored data resulting in an incorrect output. Thus, "permanent upset" does not mean that the device was no longer able to function; it means only that some state was changed and had to be reset before correct outputs could be obtained. The seventh column gives the test conditions (such as bias during irradiation or time between irradiation and measurement) and any other The last column lists published (numbered) and unpublished (symbol) references. as loss of stored data, incorrect processing of data, often stated here as "functional failure." available for the samples tested, that pertinent information. measurements. state.

We plan to update this compilation. Please put us on your distribution list for pertinent reports or reprints. Please send reports, data, and comments to Harvey Eisen, U.S. Army ERADCOM Harry Diamond Laboratories, 2800 Powder Mill Road, Adelphi, MD 20783.

CONTENTS

14 15 16 17 18 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19	~ v ² Q	FOREWORD.	A CMOS up's 1	62
---	--------------------	-----------	-----------------	----



SOCRECIA THE MAIN STATE THE

8 NMOS µP 1b 2901 TTL µP 1c 54C30 CMOS RAM 1a 2909 TTL µP 1c 54C30 CMOS RAM 2a 2910 TTL µP 6 74C30 CMOS RAM 2a 2910 Micropropram controller 6 74C20 CMOS RAM 2a 3001 Micropropram controller 6 74C220 CMOS RAM 2a 3003 Micropropram control unit 6 74C220 CMOS RAM 2a 3003 Micropropram control unit 6 74C320 CMOS RAM 2a 3003 Micropropram control unit 6 74C320 CMOS RAM 2a 3003 Micropropram control unit 6 74C321 CMOS RAM 2a 3003 Micropropram control unit 6 82S311 TTL RAM 2a 3003 Micropropram control unit 6 82S311 TTL RAM 2a 3003 Micropropram control unit 6 82S311	Generic No.	Family	Table	Generic No.	Family	Table
CHOKS IP	60	an som	र्	2901	TTL µP	5
CHOCK RAM 2a 2910 TTL microprogram controller	010	CMOS µP	fa	2909	TTL microprogram sequencer	9
Nationalic logic unit	54C200	CMOS RAM	2a	2910	TT microprogram controller	9
CMOS RAM	545181	Arithmetic logic unit	9	3000	Microcomputer system	9
CNOS RAM 2a 3002 TTL µP CNOS RAM 2a 3003 Look-ahead carrier generator CNOS RAM 2a 3003 Look-ahead carrier generator TTL µP 1c 3101 TTL RAM TTL µP 2c 3303 PMOS shift register I ½ µP 1d 3400 MNOS RAM NMOS RAM 2d 3601 TTL PROM NMOS RAM 2d 4037 NMOS RAM PMOS BAIft register 5 4037 NMOS RAM PMOS BAIft register 5 4050 NMOS RAM CMOS RAM 2a 4050 NMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 2a 4061 NMOS RAM CMOS RAM 2a 4104 NMOS RAM NMOS RAM 2b 4114 NMOS RAM NMOS RAM 2b 4210 CMOS RAM NMOS RAM 2b 4210 CMOS RAM NMOS RAM 2b	074	CMOS up	ta E	3001	Microprogram control unit	9
CMOS RAM 2a 3003 MOS Shift register CMOS RAM 2a 3003 MOS Shift register TTL µP 1c 3101 TTL RAM TTL µP 1d 3101 TTL RAM TL µP 1d 3400 PMOS Shift register ½ µP 1d 3601 TTL PROM NMOS RAM 2b 4027 NMOS RAM NMOS BAM 2d 4027 NMOS RAM PMOS BAIFt register 5 4050 NMOS RAM PMOS BAM 2d 4050 NMOS RAM PMOS BAM 2a 4060 NMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 2a 4061 NMOS RAM CMOS RAM 2b 4102 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 5501 CMOS R	74C200	CMOS RAM	2a	3002	TTL µP	1
CMOS RAM 2a 3003 Look-ahead carrier generator TTL NAM TTL RAM TTL RAM TTL RAM TTL NAM TTL RAM TTL RAM TTL RAM Field prog. logic array 6 3303 PWOS Shift register 12 L µP 14 3400 PWOS Shift register 12 L µP 14 3400 PWOS Shift register 12 L µP NWOS RAM PWOS Shift register 2d 4027 NWOS RAM PWOS Shift register 5 4030 NWOS RAM A005 NWOS RAM PWOS Shift register 5 4050 NWOS RAM A006 NWOS RAM CWOS RAM 2a 4060 NWOS RAM A006 NWOS RAM NWOS RAM 2b 4116 NWOS RAM A008 Gata selector NWOS RAM 2b 5001 CWOS RAM NWOS RAM 2b 5001 CWOS RAM RWOS RAM 2b 5533 TTL ROM RWOS RAM 5625 TTL ROM FWOS Shift	74C920	CMOS RAM	2a	3003	MOS shift register	'n
TTL µP 1C 3101 TTL RAM TTL µP TTL RAM 1C 3101 TTL RAM Figled prog* logic array 6 3303 PMOS shift register I²L µP 12 µP 14 3400 MNOS RAM EAROM) I²L µP 12 µP 14 3601 TTL PROM EAROM) NMOS RAM 2D 4027 NMOS RAM PMOS RAM PMOS Shift register 5 4027 NMOS RAM PMOS Shift register 5 4050 NMOS RAM CMOS RAM 2A 4050 NMOS RAM CMOS RAM 2A 4061 NMOS RAM CMOS RAM 2A 4104 NMOS RAM NMOS RAM 2B 4116 NMOS RAM NMOS RAM 2B 4512 CMOS RAM NMOS RAM 2B 501 CMOS RAM NMOS RAM 2B 5533 TTL RAM RMOS RAM 2B 5533 TTL ROM RMOS RAM 2B	74C929	CMOS RAM	2a	3003	Look-ahead carrier generator	9
TTL RAM 2c 3300 PMOS shift register 12L µP 1d 3033 PMOS shift register 12L µP 1d 3601 TTL PROM NMOS RAM 2b 3624 TTL PROM NMOS RAM 2b 4027 NMOS RAM PMOS shift register 5 4027 NMOS RAM PMOS shift register 5 4050 NMOS RAM PMOS shift register 5 4050 NMOS RAM CMOS pAM 2a 4061 CMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 13 4104 NMOS RAM NWOS RAM 2b 4104 NMOS RAM NWOS RAM 2b 4210 CMOS RAM NWOS RAM 2b 5011 CMOS RAM NWOS RAM 2b 5533 TTL RAM PWOS RAM 2b 5533 TTL RAM RWOS RAM 2b 5523 TTL RAM	745481	TTL µP	1	3101	TTL RAM	2 c
Pield prog. logic array 6 3303 PMOS shift register 14 3400 MINOS PROM (EAROM) 14 3400 MINOS PROM (EAROM) 12L µP 14 3624 TTL PROM MINOS RAM 12 12 12 12 12 13 14 14 14 14 14 14 14	82511	TTL RAM	2 c	3300	PMOS shift register	s
1 ⁴ L μP 1d 3400 MNOS PROM (EAROM) 1 ² L μP 1d 3400 MNOS PROM (EAROM) NMOS RAM 2D 3601 TTL PROM (EAROM) PMOS RAM 2D 4027 NMOS RAM PMOS Shift register 5 4050 NMOS RAM PMOS RAM 2a 4060 NMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 3 4104 NMOS RAM CMOS RAM 2a 4104 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4200 NMOS RAM NMOS RAM 2b 4200 NMOS RAM NMOS RAM 2b 4200 NMOS RAM NMOS RAM 2b 5101 CMOS RAM NMOS RAM 2a 5501 CMOS RAM NMOS RAM 2a 5533 7TL RAM PMOS RAM 2a 5533 <th< th=""><th>82S100</th><th>Field prog. logic array</th><th>9</th><th>3303</th><th>PMOS shift register</th><th>ហ</th></th<>	82S100	Field prog. logic array	9	3303	PMOS shift register	ហ
1 ^L L μP 1d 3601 TTL PROM NHOS RAM 2b 3624 TTL PROM PMOS RAM 2d 4027 NMOS RAM PMOS shift register 5 4035 NMOS RAM PMOS shift register 5 4050 NMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 3 4102 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4200 NMOS RAM NMOS RAM 2b 4200 NMOS RAM NMOS RAM 2b 4200 NMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 5101 CMOS RAM NMOS RAM 2b 5101 CMOS RAM NMOS RAM 2a 5501 CMOS RAM NMOS RAM 2a 5501 CMOS RAM	100	I_L µP	14	3400	MNOS PROM (EAROM)	4
NHOS RAM 2b 3624 TTL PROM NHOS RAM 2b 4027 NMOS RAM PHOS Shift register 5 4036 NMOS RAM PHOS Shift register 5 4056 NMOS RAM CMOS IAP 2a 4060 NMOS RAM CMOS RAM 2a 4060 NMOS RAM CMOS RAM 3 4102 NMOS RAM CMOS RAM 2b 4104 NMOS RAM NWOS RAM 2b 4106 NMOS RAM NWOS RAM 2b 4106 NMOS RAM NWOS RAM 2b 4106 NMOS RAM NWOS RAM 2b 4210 CMOS RAM NWOS RAM 2b 4512 CMOS RAM NWOS RAM 2b 5011 CMOS RAM NWOS RAM 2b 501 CMOS RAM NWOS RAM 2a 5501 CMOS RAM NWOS RAM 2a 5501 CMOS RAM NWOS RAM 2a 5503 TTL RAM	0400	I ² L µP	14	3601	TIL PROM	4
WHOS RAM 2b 4027 NMOS RAM PMOS Shift register 2d 4030 NMOS RAM PMOS Shift register 5 4030 NMOS RAM CMOS NAM 1a 4060 NMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 3 4102 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 5501 CMOS RAM	410	NMOS RAM	5 p	3624	TIL PROM	4
PMOS RAM 2d 4030 NMOS RAM PMOS shift register 5 4035 NMOS RAM PMOS SAM 1a 4050 NMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 3 4102 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 5101 CMOS RAM NMOS RAM 2b 5501 CMOS RAM NMOS RAM 2b 5501 CMOS RAM NMOS RAM 2b 5501 CMOS RAM NMOS RAM 2a 5501 CMOS RAM	416	NAMOS RAM	5 p	4027	NMOS RAM	5 p
PMOS shift register 5 4035 NMOS RAM PMOS shift register 5 4050 NMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 2a 4102 NMOS RAM VMOS RAM 2b 4104 NMOS RAM NMOS RAM 2b 4210 NMOS RAM NMOS RAM 2b 4210 NMOS RAM NMOS RAM 2b 4210 NMOS RAM NMOS RAM 2b 501 CMOS RAM CMOS RAM 2a 5501 CMOS RAM PMOS RAM 2a 5533 TTL RAM PMOS RAM 2a 5533 TTL	1101	PMOS RAM	24	4030		5 p
PMOS shift register 5 4050 NMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 3 4102 NMOS RAM CMOS RAM 3 4104 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 5101 CMOS RAM NMOS RAM 2b 5501 CMOS RAM NMOS RAM 2a 5501 CMOS RAM NMOS RAM 2a 5533 TTL RAM NMOS RAM 5533 TTL RAM NMO	1402	PMOS shift register	ഗ	4035		2 p
CMOS IAP 1a 4060 NMOS RAM CMOS RAM 2a 4061 CMOS RAM CMOS RAM 3 4102 NMOS RAM CMOS RAM 2b 4104 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 5001 CMOS RAM NMOS RAM 2b 5101 CMOS RAM CMOS RAM 2a 5501 CMOS RAM CMOS RAM 2a 5501 CMOS RAM CMOS RAM 2a 5501 CMOS RAM RMOS RAM 2a 5501 CMOS RAM RMOS RAM 2a 5533 TTL RAM	1406	PMOS shift register	'n	4050		2 p
CMOS RAM 2a 4061 CMOS RAM CMOS RAM 2a 4096 NMOS RAM CMOS RAM 3 4102 NMOS RAM UNIOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 5101 CMOS RAM CMOS RAM 2a 5501 CMOS RAM CMOS RAM 2a 5501 CMOS RAM MNOS RAM 2a 5501 CMOS RAM MNOS RAM 2f 5533 7TL RAM PMOS RAM 2f 5533 7TL RAM	1802	CMOS µP	1a	4060		2p
CMOS RAM 2a 4096 NMOS RAM CMOS ROM 3 4102 NMOS RAM TTL shift register 5 4104 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 5101 CMOS RAM CMOS RAM 2a 5501 CMOS RAM MNOS RAM 2a 5501 CMOS RAM MNOS RAM 2f 5533 TTL RAM PMOS RAM 2f 5533 TTL RAM	1821	CMOS RAM	2a	4061		2a
CMOS ROM 3 4102 NMOS RAM TTL shift register 5 4104 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4512 CMOS RAM NMOS RAM 2b 5001 CMOS RAM CMOS RAM 2b 5101 CMOS RAM CMOS RAM 2a 5501 CMOS RAM MNOS RAM 2f 5533 TTL RAM PMOS Shift register 5 5625 TTL RAM	1822	CMOS RAM	2a	4096		2p
TTL shift register 5 4104 NMOS RAM NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4200 NMOS RAM NMOS RAM 2b 4512 CMOS data selector NMOS RAM 2b 5001 CMOS RAM CMOS RAM 2a 5501 CMOS RAM MNOS RAM 2f 5533 TTL RAM PMOS shift register 5 5625 TTL RAM	1833	CMOS ROM	е	4102		5 p
NMOS RAM 2b 4116 NMOS RAM NMOS RAM 2b 4200 NMOS RAM NMOS RAM 2b 4512 CMOS data selector NMOS RAM 2b 5101 CMOS RAM CMOS RAM 2a 5501 CMOS RAM RNOS RAM 2f 5533 TTL RAM PMOS shift register 5 5625 TTL ROM	2001		S	4104		2 b
NMOS RAM 2b 4200 NMOS RAM NWOS RAM 2b 4512 CMOS data selector NMOS RAM 2b 5001 CMOS RAM CMOS RAM 2a 5101 CMOS RAM RNOS RAM 2f 5533 TTL RAM PMOS shift register 5 5625 TTL ROM	2102	NIMOS RAM	2b	4116		2p
NAMOS RAM 2b 4512 CMOS data selector NIMOS RAM 2b 5001 CMOS RAM CMOS RAM 2a 5501 CMOS RAM RNOS RAM 2f 5533 TFL RAM PMOS shift register 5 5625 TFL ROM	2107	NMOS RAM	2b	4200		2 p
NMOS RAM 2b 5001 CMOS RAM NWOS RAM 2a 5501 CMOS RAM CMOS RAM 2f 5533 TTL RAM PMOS shift register 5 5625 TTL ROM	2114	NINOS RAM	2 p	4512	data	9
NAMOS RAM 2b 5101 CMOS RAM CMOS RAM 2a 5501 CMOS RAM MNOS RAM 2f 5533 TTL RAM PMOS shift register 5 5625 TTL ROM	2116	NMOS RAM	2b	5001		2 a
CMOS RAM 2a 5501 CMOS MNOS RAM 2f 5533 TTL PMOS shift register 5 5625 TTL	2147	NNOS RAM	2 Þ	5101		2 a
MNOS RAM 2f 5533 TTL PMOS shift register 5 5625 TTL	2222	CMOS RAM	2 a	5501	CMOS RAM	2 a
PMOS shift register 5 5 5625 TTL	2256	MINOS RAM	2f	5533		2c
	2812		5	5625		

THE PARTY OF PLANS PARTY OF PERSONS PROPERTY PR

INDEX (Cont'd)

Table	m	4	9	2a	2a	2 a	2 p	2 b	1c	1b	4	1	र्	5	٣	2b	1	Sp	2b	ø	9	14	9	9	2c	2e	Sp
Family	CMOS ROM	TTL PROM	Univ. asynch. rectrans.	CMOS RAM	CNOS RAM	CMOS RAM	NIMOS RAM	NMOS RAM	TTL µP	NMOS µP	MNOS PROM (EAROM)	NMOS up	NMOS up	NMOS µP	TTL ROM	NMOS RAM	NMOS up	NMOS RAM	NMOS RAM	Microprogram sequencer	I'L uP	I ² L µP	CMOS data selector	CMOS succ. approx. register	RAM	I'L RAM	NIMOS RAM
Generic No.	6312	6340	6402	6504	6508	6518	6604	6605	6701	6800	7040	8008	8080	8085	8228	0906	0806	9102	9140	9404	9408	0066	14512	14559	93425	93481	4K RAM

Device No.	Technology	M£r	Smpl	Radiation source	Results	Test conditions and comments	Ref
TCS010	Si-gate SOS 8-bit CPU	RCA	ø	LINAC 50 ns pulse	Transient upset: 5×109 rad(Si)/s	Test performed was "register" to "data-in" addition, with fixed input word of alternating ones and zeros. Test began within 30 s after end of irradiation.	-
			ø	60 _{Co} 5 rad(Si)/s	Functional failure: 2.2×10 ⁴ rad(Si)	Functional failure: Failure to operate. 2.2×10 ⁴ rad(Si)	
TCS074	Si-gate SOS 8-bit CPU	RCA	4	LINAC 40 ns pulse	Transient upset: 8.8×10 ⁹ rad(Si)/s	Test 'performed was "register" to "data-in" addition, with fixed input word of alternating ones and zeros.	-
			8	1 µs pulse	2.4×109 rad(Si)/s	Test began within 30 s after end of irradiation.	
			4	60 _{Co} 5 rad(Si)/s	Dose: 4.9×10 ³ rad(Si)	Output voltage decreased by 5%.	
					1.3×104 rad(Si)	Would not operate.	
1802	Si-gate Bulk 8-bit CPU	RCA.	m	60 co 13 to 180 rad (Si)/s	Functional failure: (3.7 to 6.5)10 ³ rad(Si)	V _{DD} = 5 V. All signal and control inputs were connected to logic one or logic zero. Devices were tested after irradiation by placement into development system.	8
			-		3.5×104 rad(Si)	Unbiased. Tested as above.	

TABLE 1a. CMOS µP'S (Cont'd)

Device No.	Technology	M£r	Smpl	Radiation	Results	Test conditions and comments Ref	1
1802	Si-gate Bulk 8-bit CPU			00 Co		During irradiation, devices were biased 3 clocked, or executing program as noted.	1_
		HUG	8		Functional failure: 8×10 ³ rad(Si)	Executing program, V_{DD} = 5 V. Clock = 100 kHz.	
		RCA	^		(0.8 to 1.5)10 ⁴ rad(Si)	Clocked at 1 MHz and cleared every 400 μs_{\star} or executing program. V_{DD} = 5 V.	
		RCA	-		1.2×104 rad(Si)	Developmental SOS, V_{DD} = 5 V, executing program.	
		RCA	ø		7×10 ³ rad(Si)	Clock = 1 MHz or 10 Vdc. Cleared every 400 μ s. V_{DD} = 10 V.	
		RG	4		(2 to 5)10 ⁵ rad(Si)	Specially hardened, V_{DD} = 5 V; clocked at 1 MHz and cleared every 400 μs or registers initialized and μP executing program.	
1802DK	Si-gate Bulk 8-bit CPU	RCA	m	₆₀ င၀	Functional failure: 7×10 ³ rad(Si)	During irradiation, devices were biased 4 at V _{DD} = 10 V. All devices were cleared periodically, and either 1 MHz 10 V square wave or 10 Vdc was applied at clock input.	
CDP 1802CD	Si-gate Bulk 8-bit CPU	RCA	N	Flash x-ray 3 ns pulse		Devices were monitored for latchup while 5 being irradiated. Control lines and input and output flags were alternately tied to $V_{\rm DD}$ and then to ground. Biased in static state; $V_{\rm CC}=5~{\rm V}$ and 10 V.	

Functional failure: Failure to add. Supply current 9.4×10^3 rad(Si) I_{DD} doubled.

	*					-
During irradiation, devices were biased at $V_{\rm CC}=10$ V. Latchup was not observed for $V_{\rm CC}=5$ V.	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V. Devices were exercised by RCA COSMAC evaluation kit.	Active mode program during irradiation.	Static mode program during irradiation.	<pre>Latchup current = 400 mA. Static mode program during irradiation.</pre>	Static mode program during irradiation. Full recovery after annealing several hours at 125°C.	During irradiation, devices were operated at $V_{ m DD}$ = 10 V and clocked at 10 V, 2.3 MHz. Functional test is simple addition, and results are compared with known programmed data.
<pre>Latchup: Observed at ~1.6x 109 rad(Si)/s Total dose: 5 rad(Si)</pre>		Transient upset: 1.2×10 ⁸ rad(Si)/s	(0.98 to 1.1) 10 ⁸ rad(Si)/s	Latchup: (2.3 to 3)10 ⁸ rad(Si)/s	Failure: (1.5 to 2)10 ⁴ . rad(Si)	
	LINAC 10 MeV 18 ns pulse					60co 5 rad(Si)/s
	Y	-	ń	ĸ	m	4
	RCA					RCA
	Si-gate Bulk 8-bit CPU					Si-gate Bulk 8-bit CPU
	CDP1802CD CDP1802D					CDP1802CD

And the second s

TABLE 1a. CMOS µP'S (Cont'd)

Device No. Technology Mfr size source Results Test conditions and comments Ro. Si-gate RCA Bulk 8-bit CPU Si-gate RCA						•		
Si-gate RCA Bulk 8-bit CPU 100 rad(Si)/s 8.9x10³ rad(Si) 150 ns pulse 1.8x10⁴ rad(Si) 37 MeV 1 LINAC 1 LAChup: 19 rad(Si)/s 1.2x108 rad(Si)/s 1 LINAC 2.5x10⁴ rad(Si) 37 MeV	Device No.	Technology	i	Smpl		Results	Test conditions and comments Ref	1
Functional failure: F 100 rad(Si)/s 8.9×10³ rad(Si) LINAC 150 ns pulse 1.8×10⁴ rad(Si) 37 MeV Latchup: 19 rad(Si) 1.2×10 ⁸ rad(Si)/s LINAC Functional failure: (1 µs pulse 2.5×10⁴ rad(Si) 37 MeV	CDP1802D-21	Si-gate Bulk 8-bit CPU	ప్				During irradiation, devices were at nominal bias and performing programmed routines consisting of many different types of instructions. All devices were from single diffusion lot.	
LINAC 37 MeV 37 MeV LINAC 1 µs pulse 37 MeV				Ŋ	60 _{Co} 100 rad(Si)/s	Functional failure: 8.9×10 ³ rad(Si)	Failure to execute instruction set. Devices were tested during irradiation.	
pulse V				8	LINAC 150 ns pulse 37 MeV	Functional failure: 1.8×10 ⁴ rad(Si)	Total dose accumulated in single pulse. LINAC pulse was triggered at same instant as initiation of instruction set routine. Testing was initiated within 54 µs after LINAC pulse trigger and completed in next 100 ms.	
pulse V						Latchup: 19 rad(Si) 1.2×10 ⁸ rad(Si)/s		
				7	LINAC 1 µs pulse 37 MeV	Functional failure: 2.5×10 ⁴ rad(Si)	(Same as above.)	

TABLE 1b. NMOS µP'S

Device No.	Technology	M£r	Smpl	Radiation source	Results	Test conditions and comments	Ref
8-7	CPU	MOS	00	00 ၀၀	Functional failure: 1.7x10 ³ rad(Si)	Failure criterion: inability to function or respond to command. Devices were kept in dry ice between irradiation and measurement.	ø
F-8	PSU	MOS	10	တ္႐9	1.7×10 ³ rad(Si)	$V_{DD} = 5 \text{ V} \cdot V_{GG} = 12 \text{ V}.$	
F-8	CPU (3850)	FAI	10	60 co	1.7×10 ³ rad(Si)	$V_{DD} = 5 \text{ V} \cdot V_{GG} = 12 \text{ V}.$	
			6	60 _{Co}	No failure at 1×10 ⁴ rad(Si)	Unbiased.	
F-8	PSU (3851)	FAI	5	60 00	1×10 ³ rad(Si)	$V_{DD} = 5 \text{ V} \cdot V_{GG} = 12 \text{ V}.$	
			10	60 _{Co}	No failure at 1×10 ⁴ rad(Si)	Unbiased.	
оо ! Вь	PSU Special radiation- hardened version of 3851	FAI	10	တ္တ	1×10 ⁴ rad(Si)	$V_{DD} = 5 \text{ V} \cdot V_{GG} = 12 \text{ V} \cdot$	
0089		MOT	m	60 _{Co} 13 to 180 rad(Si)/s	Functional failure: 1.7×10 ³ rad(Si)	V _{CC} = 5 V. All signal and control inputs were connected to either logic one or logic zero. Devices were tested after irradiation by placement into equipment designed to use them.	8

TABLE 1b. NMOS µP'S (Cont'd)

	Ref	7	ဖ		+	•	
	Test conditions and comments	Devices were irradiated once in active state. After irradiation, data outputs and addresses of test device were compared with those of reference device.	Failure criterion: inability to function or respond to command. During irradiation, devices were biased at manufacturer's prescribed burn-in condition.	$V_{CC} = 5 \text{ V}.$	During irradiation, $V_{CC} = 5 \mathrm{V}$ and programmed routines consisted of many different types of instructions. All devices were from single diffusion lot.	Functional failure: Failure to execute instruction set. 1.8×10^3 rad(Si) Devices were tested during irradiation.	Functional failure: Total dose accumulated in single pulse. 1.9×10 ⁴ rad(Si) LINAC pulse was trigg=red at same instant as initiation of instruction set routine. Testing was initiated within 54 µs after LINAC pulse trigger and completed in next 100 ms.
	Results	Functional failure: (7.7 to 9)10 ³ rad(Si)	Functional failure: Failure criterion: 1x10 ³ rad(Si) function or respon During irradiation biased at manufact burn-in condition.	Functional failure: $V_{CC} = 5 \text{ V}$. 1×10 ³ rad(Si)		Functional failure: 1.8×10 ³ rad(Si)	Functional failure: 1.9×10 ⁴ rad(Si)
	Radiation source	LINAC 1 µs pulse	တ္တ	60 Co		60 _{Co} 100 rad(Si)/s	LINAC 150 ns pulse
	Smpl	e e	10	10		7	=
	M£r	MOT	TAN	MOT	MOT		
!	Technology						
	Device No.	0089	0089		6800P		

		=	LINAC 1 us pulse	Functional failure: 1.7×10 ⁴ rad(Si)	Total dose accumulated in single pulse triggered at same instant as initiation of instruction set routine. Testing was initiated within 54 µs after LINAC pulse trigger and completed in next 100 ms.	
	FNI	9	^{CO} 09	Functional failure: 2.7×10 ³ rad(Si)	During irradiation, devices were clocked and biased according to manufacturer's specifications. Reset and clear signals were applied at 400 us intervals.	4
	E N		60 _{Co} 13 to 180 rad(Si)/s		$v_{\rm BB}$ = 5 V. $v_{\rm CC}$ = 5 V. $v_{\rm DD}$ = 12 V. All signal and control inputs were connected to either logic one or logic zero.	7
		m		Functional failure: 490 to 840 rad(Si)	Biased during irradiation.	
-		-		1.5×104 rad(Si)	Unbiased during irradiation.	
				>3.5×104 gad(Si)	Unbiased during irradiation.	
	MIL	-		840 rad(Si)	Biased during irradiation.	
	AMD	7		(2 to 2.5)10 ³ rad(Si)	Biased during irradiation.	
		-		2×10 ³ rad(Si)	Biased during irradiation.	
		-		>5×104 rad(Si)	Unbiased during irradiation.	
	TII	8		1.9×103 rad(Si)	Biased during irradiation.	7
		-		2.5×104 rad(Si)	Unbiased during irradiation.	
		-		>5×104 rad(Si)	Unbiased during irradiation.	

8008-1

TABLE 1b. NMOS µP'S (Cont'd)

Device No.	Technology	Mfr	Smpl	Radiation, source	Results	Test conditions and comments	Ref
8080		NAT	2		610 to 840 rad(Si)	Biased during irradiation.	2
			7		>5×104 rac(Si)	Unbiased during irradiation.	
8080A				00 co	Functional failure:	During irradiation, devices were biased and clocked and then reset and cleared periodically, typically at 400 µs intervals.	4
		NAT	7		700 rad(Si)	Supply current increased by 10% to 3 mA.	
		INI	m		700 rad(Si)	Supply current increased by 10% to 3 mA.	
		AMD	~		3×10 ³ rad(Si)	Supply current increased by 10% to 4 mA.	
		NEC	м		5×10 ³ rad(Si)		
		III	7		7×10 ³ rad(Si)	Supply current increased by 41% to 22 mA.	
8080A		INI	10	و _{0 0} 0	Functional failure: 1×10 ³ rad(Si)	Failure criterion: inability to function or respond to command. $V_{BB} = 5 \text{ V} \cdot V_{CC} = 5 \text{ V} \cdot V_{DD} = 12 \text{ V}.$	φ
			10		1×104 rad(Si)	Unbiased during irradiation.	
C8080A		TNI		LINAC 1 µs pulse		Devices were irradiated in active state. Starting 40 µs after irradiation, data outputs and addresses of test device were compared with those of reference device.	٢

INI
6 60 _{Co} 100 rad(Si)/s
8 LINAC 150 ns pulse
LINAC 1
7
7

TABLE 1b. NMOS µP'S (Cont'd)

Device No.	Technology	M£r	Smpl	Radiation source	Results	Test conditions and comments	Ref
TMS8080A		ij	-		No functional failure: 3×10 ³ rad(Si)		#
8080B		ŢNI	-	LINAC 5 us pulse	Upset: 1.8×10 ⁵ rad(Si)/s Functional failure: 1.5×10 ³ rad(Si)	Device was functionally exercised by simple add and compare program, which was recycled until program error occurred or until external reset signal was applied. HALT instructions were placed in all unused memory locations.	ω
				200 ns pulse	Latchup: Not observed to 1.8x109 rad(Si)/s (no higher tests)		
D8085A		TNI				During irradiation, devices were at nominal bias and performed programmed routines consisting of many different types of instructions. All devices were from one diffusion lot.	+
			'n	60 _{Co} 100 rad(Si)/s	Functional failure: 4.2×10 ³ rad(Si)	Failure to execute instruction set. Devices were tested during irradiation.	
			σ	LINAC 37 MeV 150 ns pulse	1.7×10 ⁴ rad(Si)	Total dose accumulated in single pulse. LINAC pulse was triggered at same instant as initiation of instruction set routine. Testing was initiated within 54 µs after pulse trigger and completed in next 100 ms.	

	13	LINAC 37 Mev 1 µs pulse	Functional failure: 1.3×10 ⁴ rad(Si)	Functional failure: Total dose accumulated in single 1.3×10 ⁴ ra1(Si) pulse. LINAC pulse was triggered at same instant as initiation of instruction set routine. Testing was initiated within 54 µs after trigger and completed in next 100 ms.
DMA	10	oo 09	Functional failure: 1.7×10 ³ rad(Si)	Functional failure: Failure criterion: inability to 1.7×10 ³ rad(Si) function or respond to command. $V_{BB} = -5 \text{ V}, V_{CC} = 5 \text{ V}, V_{DD} = 12 \text{ V}.$
AMD				$v_{\rm BB}$ = -5 V. $v_{\rm CC}$ = 5 V. $v_{\rm DD}$ = 12 V. Performing programmed routines consisted of many different types of instructions.
	ø	60 _{Co} 100 rad(Si)/s	Functional failure: 2×10 ³ rad(Si)	Functional failure: Failure to execute instruction set. 2×10^3 rad(Si) Devices were tested during irradiation.
	m	LINAC 150 ns pulse	Functional failure: 1.6×10 ⁴ rad(Si)	Functional failure: Total dose accumulated in single pulse. 1.6×10 ⁴ rad(Si) LINAC pulse was triggered at same instant as initiation of instruction set routine. Testing was initiated within 54 µs after LINAC pulse trigger and completed in next 100 ms.

TABLE 1c. TIL µP'S

Device No.	Technology	Smpl Mfr size	Radiation	Results	Test conditions and comments	Ref
74S481	4-bit slice STT	TII			Fifteen test vectors of device under test were compared serially with those for reference device. During irradiation, devices were in static operation at 5 V bias.	6
		w	LINAC 1.4 µs pulse	Transient upset: 1.6×10 ⁷ rad(Si)/s	Failure criterion: decrease in magnitude of V_{OH} by 0.3 V, such as at Y/AG output.	
				2.4×10 ⁷ rad(Si)/s	Failure criterion: increase in magnitude of $V_{\rm DL}$ by 0.05 V, such as at D ₂ output. At 3×10^7 rad(Si)/s output, breakup occurs for output levels of 30 to 80 mV. At higher levels, immediate transitions to opposite state occur.	
				Permanent upset: ~6×10 rad(Si)/s		
			Flash x-ray 25 ns pulse	Transient upset: (0.8 to 1.1)10 ⁸ rad(Si)/s	Criterion: switching latch.	
				Permanent upset: (1.0 to 1.3)108		

ω					10	w	
Nominal bias and executing ADD instruction so that output data lines consisted of alternating ones and zeros.			All devices remained operable.		V _{CC} = 5 to 5.5 V. Functionally tested by comparison to known good device; 294 different input combinations were used to exercise each logic cell in both logic one and logic zero conditions at least once. Peak photocurrent: ~10 A.	Passive during irradiation. Tested by manufacturer's functional test for proper operation.	None failed.
	Transient upset: (0.9 to 1.2)10 ⁷ rad(Si)/s	Latchup: Not observed at 1.1x10 ¹⁰ rad(Si)/s	Total dose: 2×10 ⁷ rad(Si)	Transient upset: (1 to 1.4)108 rad(Si)/s	Transient upset: 3.5×10 ¹⁰ rad(Si)/s Latchup: Not observed at this level.		1×1014 n/cm ²
	LINAC 4 us pulse			LINAC 30 ns pulse	Flash x-ray 20 ns pulse	Sandia reactor	
	m	m	ю	m	ហ	10	
AMD					AMD	AMD	
4-bit slice STTL					4-bit slice STTL	4-bit slice STTL	
AM2901					AM2901A	AM2901A	

والمعارفة والمستراء والمست

Seven failed RAM galloping logic ones and zeros test.

4×1014 n/cm2

TABLE 1c. TTL µP'S (Cont'd)

Device No.	Technology	MEr	Smpl	Radiation source	Results	Test conditions and comments	Ref
AM2901A	4-bit slice STTL	AMD		en en	60 Co	Devices executed shift instructions at 2 MHz while being irradiated and then were tested according to manufacturer's functional test.	5
					Total dose: 3×10 ⁶ rad(Si)	None failed.	
					6×10 ⁶ rad(Si)	Two failed RAM galloping logic ones and zeros test.	
			m		Total dose: 9×10 ⁶ rad(Si)	Devices were unbiased during irradiation and then tested as above. None failed.	
AM 2901A	4-bit slice LSTIL	AMD	w			Fifteen test vectors of device under test were compared serially with those for reference device. During irradiation, devices were in static operation at bias of 5 V.	6
				LINAC 1.4 µs pulse	Permanent upset: (0.95 to 1.17)10 ⁷ rad(Si)/s	Most sensitive test vector was OR operation on contents of internal RAM.	
					Transient upset: ~4×10 ⁷ rad(Si)/s		
				Flash x-ray 25 ns pulse	Permanent upset: (5.6 to 9.5)10 ⁷ rad(Si)/s		

=		ω		
During irradiations, device inputs were biased so that each arithmetic logic section function of ADD, AND, OR, and EXCLUSIVE OR was active for one set of 2-bit input numbers. Accumulator was set to either 3 (all ones) or 0 (all zeros), and clock was established as either HIGH or LOW.	Data loss in accumulator, in registers for clock in HIGH state, or in registers for clock in LOW state. Thirteen 2-bit memories of each device were loaded with data. After irradiation, data were read out.	During irradiation, devices were under nominal bias and executing ADD instruction so that output data lines consisted of alternating ones and zeros.		
	<pre>Upset: (8 to 9)10/ rad(Si)/s</pre>		Transient upset: (1.2 to 1.5) 108 rad(Si)/s Latchup: Not observed to 4.4x108 rad(Si)/s	Transient upset: (0.5 to 4.1)10 ⁷ rad(Si)/s
Febetron 705 Flash x-ray 30 ns pulse			LINAC 70 ns pulse	4 µs pulse
	m		m	4
HZI		MIMI		
Central processing element		4-bit slice STIL		
13002		MMI6701D		

TABLE 1c. TTL µP'S (Cont'd)

Device No.	Technology	M£r	Smpl Mfr size	Radiation source	Results	Test conditions and comments	Ref
MM16701D	4-bit slice STTL	MMI	-		Latchup: 3.9×10 ⁸ rad(Si)/s (one device)	I _{CC} increased from 200 to 300 mA, but was restored by interrupting power. Effect was repeatable.	σ
			-	LINAC	Cumulative dose: 7×10 ⁵ rad(Si)	Dose rate used: <5×10 ⁶ rad(Si)/s. Sink current I _{OL} degraded by 5%. No change for data-out delay, dc power supply current, output source current, and output voltage levels. Device remained functional.	
			-	WSMR or Sandia reactor	Neutron fluence: 1.5×10 ¹⁴ n/cm ²	During irradiation, device was passive and leads were open. Parameter changes: ICc: -6%. IOL: -22%. IOH: -20%. Delay time changes: Output 1: +5%. Output 2: +22%. Output 3: +13%. Output 4: +23%. Device remained functional.	

TABLE 1d. I2. up's

Device No.	Technology	M£r	Smpl	Radiation	Results	Test conditions and comments	Ref
F100-L	16-bit CPU	FER	7	LINAC 1 µs pulse	Transient upset: 5×10 ⁶ rad(Si)/s	Tested dynamically during exposure. $V_{CC} = 5 \text{ V}$.	12
			~		Latchup: >5×10 ⁹ rad(Si)/s	Test consisted of multiplying two numbers and monitoring for correct output.	
					Functional failure: 5×10 ⁵ rad(Si)	Functional failure: Program was stored in ROM. Clock 5×10 ⁵ rad(Si) rate: 1 kHz.	
			7	VIPER reactor	Functional failure: 1×10 ¹⁴ n/cm ²	Functional failure: Passive device irradiation. $1\times10^{14}~\rm n/cm^2$	
SBP0400	4-bit CPU	TII	•	LINAC 1 to 5 µs pulses	Transient upset: 2×10 ⁷ rad(Si)/s	Injector current was varied over operating range of device.	13
X0400	Prototype of SBP0400 4-bit parallel binary processor	III				During irradiation, devices were under nominal bias and executing ADD instruction so that output data lines comprised alternating ones and zeros.	ω
			-	LINAC 4 µs pulse	Transient upset: 2.1×10 ⁷ rad(Si)/s Latchup: Not observed to 3.7×10 ⁸ rad(Si)/s	Proper switching sequence resumed within 2 µs after radiation pulse. Sequence resumed at 3 µs after 3.7×10 ⁸ rad(Si)/s. No measurable output response occurred below 2×10 ⁷ rad(Si)/s. No surge currents were observed.	

TABLE 1d. I²L µP'S (Cont'd)

	•	SMD.	į
Results	Radiation	size source	Radlation source
Functional failu Cumulative dose: 1.4×10 ⁶ rad(Si)	LINAC Funct Cumul	1 LINAC	
Neutron fluence: 5×10 ^{ll} n/cm ²	WSMR or Neutr Sandia 5×10 ¹ reactor	L ı	L ı
Functional failure: Nonfunctional for injector current 1x10 ¹³ n/cm ² below 5.6 mA.	Funct:	Funct: 1x 10.13	Funct: 1x 10.13
4×10 ¹³ n/cm ²	4× 10 ^{1 3}	4×10 ¹³	4× 10 ^{1 3}
Transient upset: 1×10 ⁸ rad(Si)/s	LINAC 1 to 5 µs pulses 2.5 MeV	- LINAC 1 to 5 µs pulses 2.5 MeV	LINAC 1 to 5 µs pulses 2.5 MeV
4×10 ⁸ rad(Si)/s s	LINAC 4×10 ⁸ 20 to 100 ns pulses	100 ns es	100 ns es
Total dose failure level: 1.2×10 ¹⁴ e/cm ² 3×10 ⁶ rad(Si)	2.5 MeV	2 2.5 MeV	2.5 MeV

	15		16			
Device was irradiated with inputs grounded. Larger percentage of decrease of max operating frequency occurred at lower injector current (90 mA) than at higher current (523 mA).	Corresponding outputs of device under test and reference device were compared by logic analyzer. Lack	of agreement between outputs indicated failure. Two short- looped programs were repeatedly executed during irradiation until failure was observed.	Direct and alternating current and functional measurements were made. Device was passive during irradiation.	Maximum clock frequency (at I_I = 500 mA) decreased by 10 to 20%. Functional failure was for ac test at frequency = 1 MHz and I_I = 500 mA. No significant change in dc parameters except for degradation in V_{OL} .	During irradiation, devices were tested for 20 different instruction sequences with clock frequency = 1 MHz.	
Total dose fajlure: 1.2×10 ¹⁴ e/cm ² 3×10 ⁶ rad(Si)	Transient upset: 8.5×10 ⁸ rad(Si)/s	Transient upset: 8.7×10 ⁸ rad(Si)/s		Functional failure: (3 to 5)10 ¹³ n/cm ²	Transient upset: 2.5×10 ⁹ rad(Si)/s	(1.4 to 1.8)10 ⁹ rad(Si)/s
	LINAC 30 ns pulse	GaAs laser λ = 0.904 μm 35 to 40 ns pulses	WSMR fast burst reactor		WSMR LINAC 25 ns pulse	80 ns pulse
-	1		m		8	
	TII		TII			
	16-bit CPU		16-bit CPU			
	SBP9900		SBP9900A			

1.0×109 rad(Si)/s

1 µs pulse

Constitution of the state of th

TABLE 1d. I²L µP'S (Cont'd)

Ref	5	
Test conditions and comments	Survivability test: During irradiation, devices were >1 $\times 10^{12}$ rad(Si)/s biased at 5 V· I_{OL} decreased Each device was by 10 to 20%. All devices passed irradiated five functional test. times at this level.	Functional failure: Device operated during irradiation (3 to 5)10 ⁶ and was measured immediately rad(Si) after irradiation. No significant change in dc parameters except for degradation of V _{OL} .
Results	Survivability test: >1x10 ¹² rad(Si)/s Each device was irradiated five times at this level.	Functional failure: (3 to 5)10 ⁶ rad(Si)
Radiation source	FX-75 Flash x-ray 25 ns pulse	60co 200 rad(Si)/s
Smpl	4	N
Mfr	III	
Technology	16-bit CPU	
Device No.	SBP9900A	

TABLE 2a. CMOS RAM'S

Device No.	Technology & size (bits)	Mfr	Smpl	Radiation source	Results	Test conditions and comments Ref
MB54C200	Metal-gate 256×1 Radiation hardened	NAT	_	හි ₀₉	Change in I _{SS} : 2.5 µA preirradiation 15 µA at 10 ⁵ rad(Si) 20 µA at 10 ⁶ rad(Si)	$V_{\rm DD} = V_{\rm IN} = 10 \text{ V}, V_{\rm SS} = 0 \text{ V},$
					Change in t _{pd} : 220 ns preirradiation 230 ns at 10 ⁵ rad(Si) 255 ns at	$v_{DD} = v_{IN} = 10 \text{ V}, v_{SS} = 0 \text{ V},$ $C_{L} = 50 \text{ pF},$
MM54C200	256×1	NAT		Flash x-ray 3 ns pulse		During irradiation, devices were biased 5 at normal voltage levels (3 to 14 V) and operated in READ or WRITE mode. No latchup was observed for $V_{\rm CC}$ < 10 V.
			-		Latchup: 1×10 ¹⁰ rad(Si)/s Total dose: 30 rad(Si)	V _{CC} = 14 V. Latchup susceptibility was independent of operating mode and input and output logic levels. Latchup current: ~250 mA.
			-		Transient upset: 1x10 ⁹ rad(Si)/s Total dose: 3 rad(Si)	Lowest total dose level used in this test.

TABLE 2a. CMOS RAM'S (Cont'd)

Device No.	Technology & size (bits)	Mfr	Smpl	Radiation source	Results	Test conditions and comments	Ref
MM54C200	256×1	NAT	4	Seifert x-ray 150 kvp 80 to 3000 rad(Si)/min	Functional failure: 1.1×10 ⁴ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	6
MS4C200	Al-gate radiation- hardened process 256x1	NAT		60 Co		V _{DD} = 5 V. Devices were in READ mode during irradiation. Stored data were all logic ones or zeros and were read out at 10 kHz during irradiation.	6
			7		Total dose: 1×10 ⁶ rad(Si)	No difference for stored zeros or ones. Quiescent current increased by one or two orders of magnitude. Access time degraded 5 to 10%.	
MM54C200D	Al-gate radiation hardened process 256×1	TAN	1	Flash x-ray 18 ns pulse	Latchup: None at 2.2×10 ¹¹ rad(Si)/s	During irradiation, devices were biased at $v_{DD} = 5 \text{ V}$.	20
					Latchup: *None at 8.8×10 ¹¹ rad(Si)/s	Before flash x-ray exposure, devices received $1 \times 10^{14} \text{ n/cm}^2$.	
					Transient upset: 1.8×10 ⁸ rad(Si)/s	Devices operated at $v_{\rm DD}$ = 5 V and with memory enabled. No previous neutron irradiation.	
					2.0×10 ⁸ rad(Si)/s	Previous neutron irradiation at $1 \times 10^{14} \text{ n/cm}^2$.	

		2				18
Previous neutron irradiation at $1\times10^{15}~n/cm^2$. I_{CC} increased by 2 μA_{\bullet} t _{pd} increased by 10%.	Previous neutron irradiation at $1\times10^{16}~\text{n/cm}^2$. I_{CC} increased by 25 µA. t_{pd} nearly doubled.	Exercised using Macrodata. Tested in READ, WRITE, and PAUSE modes. All devices latched up at 5×10^7 rad(Si)/s in all modes.			V _{CC} = 5 V. Five devices had all inputs held high; five had all inputs grounded. Substantial increase in standby current at 1×10 ³ rad(Si). Less than 1 hr between irradiation and measurement.	Functional failure: During irradiation, devices were 1.3×10 ⁴ rad(Si) biased at $V_{\rm DD}$ = 5 V and exercised by 2 µs cycle time. Failure criterion was first occurrence , of bit error.
5.0×10 ⁸ rad(Si)/s	1.2×10 ⁹ rad(Si)/s	Transient upset: (3.4 to 5)107 rad(Si)/s	Permanent upset: (3.5 to 5)107 rad(Si)/s	Functional survivability: 4.7×10 ¹¹ rad(Si)/s	Failure dose: 3×10 ³ rad(Si)	Functional failure: 1.3×10 ⁴ rad(Si)
		Febetron 705 Flash x-ray 2 MeV 20 ns pulse		Febetron 705 2 MeV 50 ns pulse	60 _{Co} 5 rad(Si)/s	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min
		4	4	4	10	4
		NAT				NAT
		1024×1				256×1
		MM54C929D				MM74C200

TABLE 2a. CMOS RAM'S (Cont'd)

Device	Technology	1		Radiation			
No.	& size (bits)	MEE	size	source	Results	Test conditions and comments	Ref
MM74C920	Si-gate 256×4	NAT		Flash x-ray 3 ns pulse		During irradiation, devices were biased at $V_{CC} = 5$ V and operated in READ or WRITE mode.	5
			-		Latchup level: 1×10 ⁹ rad(Si)/s Total dose: 3 rad(Si)	Observed for both READ and WRITE modes. READ mode latchup current was 460 mA. Output high level decreased from 5 to 2 V.	
MM74C929	1024×1	NAT	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 3.7×10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}=5$ V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error. Standby power dissipation increased by one order of magnitude.	8
CDP1821SCD	50S 1024×1	RCA	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 4×10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern having 2 µs cycle time. Failure criterion was first occurrence of bit error. Quiescent current began rapid increase at 1×10 ³ rad(Si).	2
CDP1821SD	sos 1024×1	RCA				During irradiation, devices were biased at $V_{CC} = 5 \text{ V}$ and operated in READ mode.	+
			e	Flash x-ray 20 ns pulse	Transient upset: (2.3 to 2.6)10 ⁶ rad(Si)/s	Single state change occurred for all devices.	

			4	LINAC 150 ns pulse	Transient upset: (0.83 to 1.0)10 ¹⁰ rad(Si)/s	Single state change occurred for one device.	
	SOS Al-gate 256×4	HUG				During irradiation, devices were biased at $V_{\rm DD}=5$ V and operated in various static states.	ស
			8	LINAC 50 ns pulse	Upset: >3.5×10 ¹⁰ rad(Si)/s	Data were retained. Above 1×10^4 rad(Si) accumulated dose, data were lost at 2×10^{10} rad(Si)/s.	
		RCA	4	LINAC 50 ns pulse	Transient upset: (2.5 to 3)10 ¹⁰ rad(Si)/s	During irradiation, devices were biased at $V_{\rm DD}=5~{\rm V}$ and operated in various static states.	
					Permanent upset: 4×10 ¹⁰ rad(Si)/s		
					Functional failure: Will not write: ~10 ⁴ rad(Si).		
			7	Flash x-ray 3 ns pulse	Dose rate: 3×10 ¹⁰ rad(Si)/s	No upset was observed for 10 pulses up to this dose rate.	
CDP1822SCD	sos 256×4	RCA	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 1.1×10 ⁴ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 µs :ycle time. Failure criterion was first occurrence of bit error.	8
	Si-gate 512×1	MFA	σ	°00 09	Functional failure: (3 to 4)10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm CC}=10$ V. After irradiation, devices were taken to measurement facilities within 15 to 30 min with no bias.	22

TABLE 2a. CMOS RAM'S (Cont'd)

				•			
Device No.	Technology & size (bits)	Mfr	Smpl	Radiation	Results	Test conditions and comments	Ref
\$2222	Si-gate 512×1	MFB	5	60 Co	Functional failure: (3 to 4)103 rad(Si)	During irradiation, devices were biased at $V_{CC}=10$ V. After irradiation, devices were taken to measurement facilities within 15 to 30 min with no bias.	22
CD4061	CMOS 256×1	RCA	ω	60 Co	Functional failure: 1.5×10 ⁴ rad(Si)	During irradiation, devices were biased at V _{DD} = 10 V. After each irradiation, bias was removed while devices were transported to FAJ 5000 IC tester. Devices were tested within 15 to 30 min after each irradiation. (Devices were made after 1973 by high temp gate anneal process.)	55
CD4061	Special Al-gate process 256×1	RCA		60 co		During irradiation, devices were biased at $V_{\rm DD}=5~{\rm V}$ and were in READ mode. Stored data were either all ones or all zeros and were read out at 10 kHz during irradiation.	6
			8		Functional failure: 3×10 ⁵ rad(Si)	Stored zeros were read out during irradiation. Quiescent current consumption increased by one order of magnitude. Access time degraded by 25%.	
			8		Functional failure: 1×10 ⁶ rad(Si)	Stored ones were read out during irradiation. Quiescent current increased by two to five orders of magnitude. Access time degraded by 17%.	

ailure: V _{DD} = 10 V. Inputs were in various Si) combinations of HIGH and LOW during irradiation. After irradiation, devices were transported to testing within 30 min without bias.	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V. Test results were independent of test pattern stored and operational mode.	<pre>set: High reliability devices in active Si)/s READ mode.</pre>	Si)/s High reliability devices in standby mode.	Si)/s Commercial devices in active READ mode.	Si)/s Commercial devices in standby mode.	Si)/s Hardened devices in active READ mode.	Si)/s Hardened devices in standby mode.	shold: Only 1 sample out of 15 tested $3/s$ latched up below max dose rate $(1.4 \times 10^{10} \text{ rad}(\text{Si})/\text{s})$ for $V_{\text{DD}} = 5 \text{ V}$.	shold: High reliability devices. $V_{DD} = 5 \text{ V}$. (Si)/s	Si)/s High reliability devices. $V_{ m pD}$ = 10 V.
Functional failure: 1.5×10 ⁴ rad(Si)		Permanent upset: 2.5×10 ⁸ rad(Si)/s	5.2×10 ⁸ rad(Si)/s	2.2×10 ⁸ rad(Si)/s	4.5×108 rad(Si)/s	4.3×108 rad(Si)/s	3.9×108 rad(Si)/s	Latchup threshold: 4×10 ⁹ rad(Si)/s	Latchup threshold: 1.3×10 ¹¹ rad(Si)/s	1.9×10 ⁹ rad(Si)/s
တ ₀₉	LINÀC 10 MeV 18 ns pulse								100 ns pulse	
^		ιΛ	2	Ŋ		2	2	15	Ŋ	ĸ
RCA	RCA									
Si-gate 256×1	Si-gate 256×1									
CD4061	CD4061									

TABLE 2a. CMOS RAM'S (Cont'd)

Device No.	Technology & size (bits)	Mfr	Smpl	Radiation	Results	Test conditions and comments	Ref
CD4061	Si-gate 256×1	RG A	ι	100 ns pulse	Latchup threshold: 2.1×10 ¹⁰ rad(Si)/s	Commercial devices. $v_{DD} = 5 \text{ V}_{\bullet}$	23
			Ŋ		1.4×109 rad(Si)/s	Commercial devices. $V_{DD} = 10 \text{ V}_{\bullet}$	
			2		>1.8×10 ¹¹ rad(Si)/s	Hardened devices. $v_{DD} = 5 \text{ V}_{\bullet}$	
			S		3.1×109 rad(Si)/s	Hardened devices. $V_{\rm DD}$ = 10 V.	
CD4061	Si-gate 256×1	RCA	4	Flash x-ray 20 ns pulse		Devices were irradiated under bias. Several addresses with various input patterns were used.	10
					Latchup threshold: 1.8×10 ¹⁰ rad(Si)/s Minimum dose: 1.4×10 ³ rad(Si)	V_{CC} = 7 V. Peak photocurrent: ~0.5 A. Accompanied by memory upset.	
CD4061A	256×1 Radiation- hardened version	RCA	20	တ္႐ု	Functional failure: 1×10 ⁶ rad(Si)	Functional failure: Wet-oxide process using 850°C 1×10 ⁶ rad(Si) gate-oxide anneal temp. Before and after irradiation, devices were subjected to truth table test sequence. All postirradiation tests were completed within 1 hr after irradiation. VDD = 15 V.	24

ပ္ပ
9
RCA
256×1
CD4061A

During irradiation, devices were biased at $V_{\rm DD}$ = 10 V with static input terminal condition and memory data pattern. CHIP-ENABLE input was at 10 V and WRITE/READ input was at 10 V for three devices and 0 V for the other three.

=

Irradiation 1: 5×10³ rad(Si)

No change in: power supply current, source current, or sink current. READ access time increased by several percent for $V_{\rm DD}$ = 10 V, but changes were greater for lower $V_{\rm DD}$.

Irradiation 2: 5.4×10⁴ rad(Si)

All devices failed in READ mode.

Devices were in READ mode during irradiation and CHIP-ENABLE and WRITE/READ inputs at 0 V.

Irradiation 1: Parameter measurements: 5x10³ rad(Si) Power supply current (increased by

5 to 10%).

Sink current (increased by 3%).

Source current (increased by 10%).

READ access time (increased by 10 to 15% for V_{DD} = 10 V, but changes were greater for lower V_{DD}).

Irradiation 2: Parameter changes: 2.5×10⁴ rad(Si) Power supply curre

Power supply current (doubled). Sink current (large variation). Source current (no change).

TABLE 2a. CMOS RAM'S (Cont'd)

Device No.	Technology & size (bits)	M£r	Smpl	Radiation source	Results	Test conditions and comments Re	Ref
CD4061A	256×1	RCA	4	60 Co		During irradiation, devices were in WRITE mode, CHIP-ENABLE input at 0 V and WRITE/READ input at 10 V.	=
					Irradiation 1: 5×10 ³ rad(Si)	Parameter measurements: Power supply current (increased by 11%). Sink current (no change) Source current (increased by 11%). Read access time (changed by ±10%)	
					Irradiation 2: 2.5×10 ⁴ rad(Si)	Three devices failed in READ mode.	
			σο	Flash x-ray 2 MeV 30 ns pulse	Latchup and permanent upset: 4×10 ⁸ rad(Si),'s	radiation-induced latchup. No latchup was observed when 50 ohm resistor was used for current limiting. Failure mechanism for three other devices: data loss in internal memory cells. Failure mechanism for remaining two devices: transient upset at data output terminal.	
CD4061A	Wet-oxide 256×1	RCA	50	60 CO		Devices were subjected to truth table test sequence, which exercised each transistor in both ON and OFF states. Functional testing was within 1 hr of irradiation.	24

Functional failure: One device failed. 1x106 rad(Si)

One device failed. 2×10⁶ rad(Si)

MWS5001	Si-gate SOS 256×1	RCA	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 1.2×10 ⁴ rad(Si)	Functional failure: During irradiation, devices were 1.2×10 ⁴ rad(Si) biased at $V_{\rm DD}$ = 10 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	8
MWS5001D	Si-gate SOS 1024×1	RCA	m	60 _{Co} 5 rad(Si)/s	Functional failure: 9.8×10 ³ rad(Si)	During irradiation, devices operated at $V_{\mathrm{DD}}=5~\mathrm{V}$ and clock (1 MHz) = 5 V. Functional exerciser could write and read ones, zeros, or pattern of ones and zeros for each of addressable 1024 bits, in one 2 ms cycle. Input WRITE waveform was compared with output READ waveform. Failure mode: some ones going to zeros observed for alternating logic one and zero data pattern.	-
			-		Functional failure: 2.5×10 ⁴ rad(Si)	During irradiation, device was passive. $V_{DD}=0$ V. Clock ≈ 0 V. Failure mode: a few hundred logic ones going to zeros.	
				LINAC 10 MeV		During irradiation, devices were biased at $V_{\rm DD}$ = 5 V. Ones and zeros were loaded into two different addresses and then data were read out. Little room temp annealing at 1000 min for both biased and unbiased devices.	
			7	4 µs pulse	Transient upset: 9×10 ⁸ rad(Si)/s		
			7	500 ns pulse	6.6×109 rad(Si)/s		
			4	40 ns pulse	No transient upset observed at 3×10 ⁹ rad(Si)/s		

TABLE 2a. CMOS RAM'S (Cont'd)

		MIL	size	source	Results	rest conditions and comments	Ref
MWS5001D	sos 1024×1	RCA		LINAC 1 µs pulse		All devices were powered during irradiation; $V_{CC}=5V_{\bullet}$ All functional tests made within minutes of irradiation.	25
			-		<pre>3×10⁸ rad(Si)/s Cumulative dose: 900 rad(Si)</pre>	All logic ones were stored. No bit errors, but device did not function. Supply current = 20 mA.	
			-		3×10 ⁸ rad(Si)/s Cumulative dose: 1.1×10 ³ rad(Si)	All logic ones were stored. Bit errors. Device no longer functioned.	
			-		3×10 ⁸ rad(Si)/s Cumulative dose: 994 rad(Si)	All logic ones were stored. Upset occurred, but device operated after being reset. Continued even after irradiation to 3×10 ⁹ rad(Si)/s. Dose = 6400 rad(Si).	~ ,
			-		3.5×10 ⁹ rad(Si)/s Cumulative dose: 4.5×10 ³ rad(Si)	All logic ones were stored. Bit error.	
			-		2.5×10 ⁸ rad(Si)/s Cumulative dose: >750 rad(Si)	All logic zeros were stored. Device did not load logic ones. Supply current = 10 mA.	
			-		3×10^9 rad(Si)/s Cumulative dose: 6.2×10^3 rad(Si)	All logic zeros were stored. No bit errors occurred.	

the second of the second of

MWS5501D	Si-gate SOS 1024×1	RCA.		LINAC 10 MeV 18 ns pulse		No distinction was made between these two RAM's. Test results indicate no dependence on pattern type stored.	23
			9		Dose rate: 1×10 ¹¹ rad(Si)/s No permanent upset.	During irradiation, devices were biased at $V_{DD}=5~\mathrm{V}$ in static standby mode.	
			9		6.5×10 ¹⁰ rad(Si)/s No permanent upset.	During irradiation, devices were biased at V_{DD} = 5 V in active READ mode.	
			m		2×10 ¹⁰ rad(Si)/s No permanent upset.	During irradiation, devices were in either static or active mode at $V_{\rm DD}$ = 2.5 V.	
	256×4	NEC	œ	Seifert x-ray 150 kVp	Functional failure: 3.5×10 ³ rad(Si)	buring irradiation, devices were biased at $V_{\mathrm{DD}}=5$ v and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error. Power dissipation increased by three orders of magnitude.	8
MWS5501D	SOS 1024×1	RCA	4	Febetron 705 Flash x-ray 2 MeV 20 ns pulse	Transient or permanent upset: (6 to 7)10 ¹⁰ rad(Si)/s	Exercised using Macrodata. Tested in READ, WRITE, and PAUSE modes.	21
			7	Febetron 705 2 MeV Electron beam 50 ns pulse	Functional survivability: 4.7×10 ¹¹ rad(Si)/s		
			10	60 _{Co} 27 rad(Si)/s	Functional failure: $V_{CC} = 10 \text{ V}$. (7 to 15) 10^3 inputs held rad(Si) increase at 1 hr between measurement	$V_{\rm CC}=10$ V. Five devices had all inputs held high; five had them all grounded. Substantial standby current increase at 5×10^3 rad(5 i). Less than 1 hr between irradiation and measurement.	

TABLE 2a. CMOS RAM'S (Cont'd)

Device No.	Technology & size (bits)	Mfr	Smpl size	Radiation source	Results	Test conditions and comments	Ref
MWS5501D	SOS 1024×1	RCA A		LINAC 1 µs pulse		All devices were powered during irradiation; V_{CC} = 5 V. All functional tests made within minutes of irradiation.	26
			-		Permanent upset: 1×10 ⁹ rad(Si)/s Cumulative dose: 1.1×10 ³ rad(Si)	All logic ones were stored. Latchup but resettable by cycling power.	
			-		9x10 ⁹ rad(Si)/s Cumulative dose: 1.7x10 ⁴ rad(Si)	No readout. Device was destroyed. Ipp = 40 mA.	
			-		1.2×10 ⁹ rad(Si)/s Cumulative dose: 2.1×10 ³ rad(Si)	All logic ones were stored. Device did not reset.	
					1.2×10 ⁹ rad(Si)/s Cumulative dose: 1.5×10 ³ rad(Si)	All logic zeros were stored. Device did not reset.	
	4096×1	HAR	4	Seifert x-ray 1.3 to 50 rad(Si)/s	Permanent upset: 7×10³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 μs cycle time. Failure criterion was first occurrence of bit error.	8
	Si-gate 1024×1	HAR		60 co		During irradiation, devices were biased at $V_{\rm DD}=5~{\rm V}$ and were in READ mode. Stored data were either all ones or all zeros and were read out at 10 kHz clock rate during irradiation. Devices were in dry ice ~40 min between irradiation and measurement.	e 6

		27		-				8
Stored zeros. Quiescent current increased to 10 mA. Access time increased by 5%.	Stored ones. Quiescent current increased to 300 µA. Access time increased by 17%.	V_{CC} = 5 V. Two lots were examined.	$V_{CC} = 5 \text{ V}$. No burnout.	During irradiation, devices were operated at $V_{CC} = 5$ V and clock (1 MHz) = 5 V.	Failure modes: ones going to zeros and zeros going to ones. \mathbf{I}_{DD} increased by factor of 9.	During irradiation, device was biased at $V_{CC} = 0$ V. Clock = 0 V.	Failure mode: zeros going to ones	During irradiation, devices were biased at V_{DD} = 5 V and exercised by test pattern having 2 μs cycle time. Failure criterion was first occurrence of bit error.
Total dose: 5×10 ³ rad(Si)	Total dose: 2×10 ³ rad(Si)	Latchup: <3×10 ⁹ rad(Si)/s	<pre>Latchup: 2x10¹⁰ rad(Si)/s Permanent upset: (1.5 to 6)10⁹ rad(Si)/s</pre>		Functional failure: 8.6×10 ³ rad(Si)		Functional failure: 6.1x10 ⁴ rad(Si)	Functional failure: 1×10 ³ rad(Si)
		Febetron 706 3 ns pulse	Febetron 706 3 ns pulse	60 _{Co} 5 rad(Si)/s				Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min
~	-	ſ	1	4	-	-		4
		HAR	HAR	HAR				HAR
		Si-gate 1024×1 Static	1024×1 Total dose Radiation- hardened version	Si-gate 1024×1				Si-gate 1024×1
		6508-5 6508-9	6508	6508-8				НМ6508

TABLE 2a. CMOS RAM'S (Cont'd)

Device No.	Technology & size (bits)	M£r	Smpl	Radiation source	Results	Test conditions and comments	Ref
HM16508	Si-gate 1024×1	HAR	٥	LINAC 10 MeV 18 ns pulse	Latchup and permanent upset: 6×10 ⁷ rad(Si)/s	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V. Test results were independent of operational mode.	23
IM6508	Si-gate 1024×1	īsī	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 2.3×10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}=5~{\rm V}$ and exercised by test pattern having 2 μs cycle time. Failure criterion was first occurrence of bit error.	8
IM6508	Si-gate 1024×1	ISL	4	LINAC 10 MeV 18 ns pulse	Latchup and permanent upset: 8×10 ⁷ rad(Si)/s	During irradiation, devices were biased at $V_{DD}=5$ V.	23
IM6508IDE	Si-gate 1024×1	ISL	8	60 _{Co} 5 rad(Si)/s	Functional failure: 1.5×10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm CC}$ = 10 V. Clock (1 MHz) = 10 V. Failure mode: wrong bits. IDD increased by factor of 10.	-
			-		Functional failure: 2.1×10 ⁴ rad(Si)	Functional failure: During irradiation, device was 2.1×10 ⁴ rad(Si) biased at V _{CC} = 1.5 V. Clock (1 MHz) = 1.5 V. Almost complete functional recovery after 46 hr of room temp anneal.	
			8		Functional failure: _3.0×10 ⁴ rad(Si)	Functional failure: During irradiation, devices were 3.0×10^4 rad(Si) passive. $V_{CC}=0$ V· Clock = 0 V· Devices were tested immediately after irradiation.	

·			u,	į
During irradiation, devices were biased at $V_{CC}=5~{\rm V}_{\cdot}$ Clock (1 MHz) = 5 V.	Functional failure: Failure mode: zeros going to ones. 2.7×10 ³ rad(Si) Failures occurred suddenly. Supply current increased by factor of 7. Significant annealing when devices were irradiated under zero bias.	During irradiation, device was passive. $v_{CC} = 0 \text{ V. Clock} = 0 \text{ V. No bit}$ failures were observed. I_{DD} increased by factor of 4.	V _{CC} = 5 V. Various logic levels were applied to inputs so that device was biased in READ, WRITE, or intermediate mode during irradiation.	Latchup was observed in all states. During latchup, device currents range from 150 to 250 mA.
	Functional failure: 2.7×10 ³ rad(Si)	Dose: 7.9×10 ⁴ rad(Si)		Latchup: (1 to 2)109 rad(Si)/s Total dose: 3 to 6 rad(Si)
60 co			Flash x-ray 3 ns pulse	
ISL	m	-	ISL	-
Si-gate 1024×1			Si-gate 1024×1	
IM6508MDE			IM6518	

ß

TABLE 2b. NMOS RAM'S

Device No.	Technology & size(bits)	Mfr	Smpl	Radiation	Results	Test conditions and comments	Ref
u PD4 10D	4096x1	Z EC	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Failure dose: 1.7×10 ³ rad(Si)	During irradation, devices were biased at $V_{\rm DD}=5$ V and exercised by test pattern generator having 2 μs cycle time. Failure criterion was first occurrence of bit error.	82
u PD4 16D	16384×1	NEC	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Failure dose: 1.7×10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}$ = 5.V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	6
2102A	1024×1	EN I	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Failure dose: 3×10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD} \approx 5~{\rm V}$ and exercised by test pattern generator having 2 μs cycle time. Failure criterion was first occurrence of bit error.	81
21028	1024× 1	SIG	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Failure dose: 4.5×10³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}=5~{\rm V}$ and exercised by test pattern generator having 2 μs cycle time. Failure criterion was first occurrence of bit error.	18
MM2102-2MD	1024×1	NAT	4	Febetron 705 Flash x-ray 2 MVp 20 ns pulse	Transient or permanent upset: (0.95 to 1.6)10 ⁸ rad(Si)/s	Exercised using Macrodata. Tested in READ, WRITE, and PAUSE modes.	21
			'n		Functional survivability: 1.6×10 ¹¹ rad(Si)/s		

	18	28			
V _{CC} = 5 V. Five devices had all inputs high; five had them all grounded. All survived 500 rad(Si). Less than 1 hr between irradiation and measurement.	During irradiation, devices were biased at v_{DD} = 5 v and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	$V_{DD} = 12 \text{ V}$, $V_{CC} = 5 \text{ V}$, $V_{BB} = -5 \text{ V}$. Real-time monitoring.	Clock = 32 kHz.	Clock = 2.5 MHz.	e: Clock = 32 kHz.
Failure dose: 1500 rad(Si)	Failure dose: 850 rad(Si)		Permanent upset range: (5 to 8)106 rad(Si)/s Corresponding dose: 0.15 to 0.24 rad(Si)	Permanent upset range: (0.5 to 2)108 rad(Si)/s Corresponding dose: 1.5 to 5.8 rad(Si)	<pre>Functional failure: Clock = 360 to 1100 rad(Si)</pre>
60 _{Co} 1 rad(Si)/s	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Febetron 705 Flash x-ray 20 ns pulse			60 co
10	4	ιn			6
	INI	INI			
	Si-gate 4096x1 Dynamic	4096×1			

2107B

2107B

A STATE OF THE CONTROL OF THE CONTRO

TABLE 2b. NMOS RAM'S (Cont'd)

				7 777964	THEFT TO NACE RAM'S (Cont'd)	(P)	
Device No.	Technology & size (bits)	Mfr	Smp1	Radiation	Results	That we little	
2114	Si-gate	3	1			rest conditions and comments	Ref
	1024x4 Static	5	+	Febetron 706 3 ns pulse	Permanent upset: (0.5 to 1)108 rad(Si)/s	$V_{CC} = 5 \text{ V}$. All ones or all zeros stored. Irradiated in standby state.	27
2116	16384×1	INI	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 900 rad(Si)	During irradiation, devices were biased at $V_{\rm DD}=5$ V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	18
2147	HMOS 4096×1 Static	INI	w	Febetron 705 Flash x-ray 2 MVp 20 ns pulse	Permanent upset: 1.3×10 ⁷ rad(Si)/s	Exercised by Macrodata. Irradiated in READ, WRITE, and PAUSE cycles.	56
				Febetron 705 Electron beam 50 ns pulse	Functional survivability: >2.7×10 ¹¹ rad(Si)/s		
			in .	60 _{Co} 5 rad(Si)/s	Functional failure; 1500 rad(Si)	Incremental irradiations of 500 rad(Si) were done. Functional and parametric measurements were made within 1 hr of irradiation.	
C2147	HMOS 4096×1 Static	INT				During irradiation, devices were biased at $V_{CC} \approx 5~V$ and operated in READ mode,	+
			ω Ε 2	Flash x-ray 20 ns pulse	Transient upset: 51.0×109 rad(Si)/s	Single state change occurred for one device.	

MK4027N	4096× 1	W S	4	Seifert x-ray 150 kvp 80 to 3000 rad(Si)/min	Functional failure: 850 rad(Si)	During irradiation, devices were biased at V_{DD} = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	8
			4	60 _{Co} 4×10 ³ rad(Si)/min	Functional failure: 1.5×10 ³ rad(Si)		
			4	1.5 MeV Van De Graaff accelerator	Functional failure: 1.2×10 ³ rad(Si)		
	4096×1	III	4	Seifert x-ray 150 kvp 80 to 3000 rad(Si)/min	Functional failure:	During irradiation, devices were biased at V_{DD} = 5 V and exercised by test pattern generator having 2 μs cycle time. Failure criterion was first occurrence of bit error.	8
	1024×1	TII	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 3x10 ³ rad(Si)	During irradiation, devices were biased at V_{DD} = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	8
			4	60 _{Co} 4×10 ³ rad (Si)/min	Functional failure: 3.2×10 ³ rad(Si)		
			4	1.5 MeV Van de Graaff accelerator 400×10 ³ rad (Si)/min	1.7×10 ³ rad(Si)		
	4096×1	TII	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 6.2×10 ³ rad(Si)	During irradiation, devices were biased at V_{DD} = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	8

TABLE 2b. NMOS RAM'S (Cont'd)

Device No.	Technology & size (bits)	M£r	Smpl	Radiation	Results	Test conditions and comments	Ref
нув4060	4096×1	SIE	4	Seifert x-ray 150 kvp 80 to 3000 rad(Si)/min	Functional failure: 2.5×10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	2
4096	4096×1	FAI	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 800 rad(Si)	During irradiation, devices were biased at V_{DD} = 5 V and exercised by test pattern generator having 2 μs cycle time. Failure criterion was first occurrence of bit error.	⊕
MK4096P	4096×1	MOS	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 1.1×10 ³ rad(Si)	During irradiation, devices were biased at V_{DD} = 5 V and exercised by test pattern generator having 2 μs cycle time. Failure criterion was first occurrence of bit error.	6
MK4 10 2N	1024×1	W OS	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 2.8×10 ³ rad(Si)	Functional failure: During irradiation, devices were biased 2.8×10 ³ rad(Si) at V _{DD} = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	8
MK4 104P	4096×1	MOS	4	Seifert x-ray 150 kvp 80 to 3000 rad(Si)/min	Functional failure: 1.3×10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 μs cycle time. Failure criterion was first occurrence of bit error.	8

8	₹	8	8	ហ	
During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	During irradiation, devices were biased at $V_{DD}=5$ v and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	Devices were biased at $V_{\rm DD}$ = 12 V, $V_{\rm CC}$ = 5 V, and $V_{\rm BB}$ = -5 V. Inputs were tied to $V_{\rm CC}$ or ground. Memory was placed in READ, WRITE, or standby state during exposure. Latchup was not observed.	Independent of whether logic one or zero was stored in addressed cell. Upset susceptibility was greatest when voltage level stored on DI line was opposite polarity and level to those in contents of addressed cell.
Functional failure: 2×10 ³ rad(Si)	Functional failure: 1.3×10 ³ rad(Si)	Functional failure: 2.2×10 ³ rad(Si)	Functional failure: 2×10 ³ rad(Si)		Transient upset: 1×10 ⁹ rad(Si)/s Total dose: 3 rad(Si)
Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min		Flash x-ray 3 ns pulse
4	4	4	4		w
SIE	MOT	TII	MOS	E. S.	
16384×1	16384×1	16384×1	16384×1	4096×1	
нұв4116	MCM4 1 16	TMS4116	MK4116P	SEM14200	

TABLE 2b. NMOS RAM'S (Cont'd)

Device No.	Technology & size (bits)	Mfr	Smpl	Radiation source	Results	Test conditions and comments	Ref
SEM14200	4096×1	MMG	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 1.2×10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 μs cycle time. Failure criterion was first occurrence of bit error.	8
MCM6604L	4096×1	MOT	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 1.2×10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	Œ
MCM6605AL	4096×1	MOT	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functiona <u>l</u> failure: 2.3×10 ³ rad(Si)	During irradiation, devices were biased at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 μs cycle time. Failure criterion was first occurrence of bit error.	නි
м 9060	4096×1	AMD	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 800 rad(Si)	Functional failure: During irradiation, devices were biased 800 rad(Si) at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	18
AM9 102	1024×1	AMD	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 800 rad(Si)	During irradiation, devices were biased at $V_{\mathrm{DD}}=5~\mathrm{V}$ and exercised by test pattern generator having 2 $\mu\mathrm{s}$ cycle time. Failure criterion was first occurrence of bit error.	18

AM9140	4096×1	AMD	4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 1×10 ³ rad(Si)	Functional failure: During irradiation, devices were biased 1×10 3 rad(Si) at $V_{\rm DD}$ = 5 V and exercised by test pattern generator having 2 µs cycle time. Failure criterion was first occurrence of bit error.	8
4K RAM	4096×1			හ 09		During irradiation, devices had either zero gate bias (gate, source, and drain connected together) or gate biased at 12 V with respect to drain and source (connected together). After each irradiation, dry ice was used to minimize annealing. Failures were attributed to threshold voltage shifts in decoder access transistors, causing decoders to be stuck in logic one state.	30
				و ₀ ده	Functional failure:		
	Ţ V	10			2.7×103 rad(Si)	Devices failed: 5	
	B _J	10			1.7×10 ³ rad(Si)	Devices failed: 1	
	ر5	10			2.7×10 ³ rad(Si)	Devices failed: 5	
	D^1	10			1.7×10 ³ rad(Si)	Devices failed: 1	
	្មី	10			1.7×103 rad(Si)	Devices failed: 1	
	F. ¹	10			2.7.10 ³ rad(Si)	Devices failed: 4	
	19	10			2.7×10 ³ rad(Si)	Devices failed: 4	

 $^{\it l}$ Reference 30 conceals identities of these manufacturers: AMD, FAI INT, MOS, MOT, NAT, and TII (ordered alphabetically here).

TABLE 2c. TTL RAM'S

Device No.	Technology & size (bits)	Smpl Mfr size	Radiation source	Results	Test conditions and comments	Ref
S82511F	STTL 1024×1	SIG	Febetron 705 2 MVp 20 ns pulse		During irradiation, devices were exercised by Macrodata MD-104.	2
		ហ		Transient upset: (2 to 4)10' rad(Si)/s	Devices were irradiated in READ mode. Logic upset is defined to occur when tester TTL input could not sense correct memory output. Stored data may not be scrambled.	
		ιν		Permanent upset: (2 to 4)10 ⁸ rad(Si)/s	Devices were irradiated in READ, WRITE or PAUSE mode. Memory data were lost during radiation pulse. Most susceptible when irradiated during active READ/WRITE portion of WRITE cycle.	
		16		Latchup: 2×10 ¹⁰ rad(Si)/s	Only two devices latched up. Power supply current increased from 80 to 500 mA. After power was cycled, devices were functional.	
		15	Flash x-ray 2 MeV 50 ns pulse	Functional survivability: >3x10 ¹² rad(Si)/s		
		10	60 _{Co} 195 rad(Si)/s	Functional failure: 1x10 ⁶ rad(Si)	Functional failure: During irradiation, devices were 1×10^6 rad(Si) biased at $V_{CC}=5$ V and all inputs were grounded. One device failed.	
		10	Sandia pulsed reactor	Functional failure: 3×10 ¹⁴ n/cm ²	During irradiation, devices had no electrical bias. One device failed. Output drive current decreased by about 30% before functional failure.	

13101	STTL 16×4	TNI	1	Flash x-ray 29 ns pulse	Transient upset: 1.9×10 ⁸ rad(Si)/s	During irradiation, device was 28 operated under normal voltage; all ones, all zeros, or alternating ones and zeros stored in memory. Monitored during exposure.	
				Northrop TRIGA	Permanent damage: 1.1×10 ¹⁵ n/cm ²		
13101	STTL 16×4	TNI				During irradiation, devices were biased 31 at V_{CC} = 5 V and functionally tested and compared with unirradiated devices.	
			m	TRIGA reactor	Permanent damage: 7×10 ¹⁴ n/cm ²		
			7	Flash x-ray 2 MVp 30 ns pulse	Transient upset: 1.9×10 ⁸ rad(Si)/s	No latchup was observed at highest test dose rate, 5×10 ¹⁰ rad(Si)/s.	
			7	LINAC 4 µs pulse	Transient upset: 1.7×10 ⁷ rad(Si)/s	No latchup was observed at highest test dose rate, 5×10^{10} rad(Si)/s.	
I3101A	STFL 16×4	INI				During irradiation, devices were biased 31 at $V_{CC} \approx 5~V$ and functionally tested and compared with unirradiated devices.	
			ю	TRIGA reactor	Permanent damage: 1.4×10 ¹⁴ n/cm ²		
			7	Flash x-ray 2 MVp 30 ns pulse	Transient upset: 1.9×10 ⁸ rad(Si)/s	No latchup was observed at highest test dose rate, 5×10^{10} rad(Si)/s.	
			7	LINAC 4 µs pulse	Transient upset: 3.4×10 ⁸ rad(Si)/s	No latchup was observed at highest test dose rate, 5×10^{10} rad(Si)/s.	

THE PARTY OF THE P

TABLE 2c. TTL RAM'S (Cont'd)

Device No.	Technology & size (bits)	Mfr	Smpl	Radiation	Results	Test conditions and comments	Ref
IM5533A	Au-doped 256×1	ISI	7C	LINAC 200 ns pulse	Transient upset: 1.7×108 rad(Si)/s	Tested during irradiation by µP controlled test facility.	00
			8		Total dose: >3x10 ⁷ rad(Si) Neutron fluence: 1.3x10 ¹⁴ n/cm	No operational failure. Output transistors suffered factor-of-five gain loss. (This is considered marginal for proper operation.)	
93425-DM	1024×1 Isoplanar Static	FAI		Febetron 705 2 MVp 20 ns pulse		During irradiation, devices were exercised by Macrodata MD-104.	21
			Ŋ		Transient upset: (0.8 to 2)10 ⁸ rad(Si)/s	Devices were irradiated in READ mode. Logic upset is defined to occur when tester TTL input could not sense correct memory output. Memory may not be lost.	
			'n		Permanent upset: (0.8 to 4)10 ⁸ rad(Si)/s	Devices were irradiated in READ, WRITB, or PAUSE mode. Memory data were lost during radiation pulse. Most susceptible when irradiated during active READ/WRITE portion of WRITE cycle.	
			ιν	Flash x-ray 2 MVp 50 ns pulse	Functional survivability: >3×10 ¹² rad(Si)/s	Memory was scrambled, but could be rewritten, and devices functionally operated after irradiation.	

The second se

Functional failure: During irradiation, devices were biased 1×10^6 rad(Si) at $V_{CC}=5$ V and all inputs were grounded. Seven devices failed.	Sandia pulsed Functional failure: During irradiation, devices had no reactor $3 \times 10^{14} n/cm^2$ electrical bias. Output drive currents decreased by about 30% before functional failure. One device failed.
Functional failure:	Functional failure:
1×10 ⁶ rad(Si)	3×10 ¹⁴ n/cm ²
60 _{Co} Functional fa	Sandia pulsed
195 rad(Si)/s 1×10 ⁶ rad(Si)	reactor
10	01

TABLE 2d. PMOS RAM'S

Device No.	Technology & size(bits)	Mfr	Smpl	Radiation	Results	Test conditions and comments R	Ref
11101	Si-gate PMOS 256×1 Static	TNI	· ·	LINAC 50 ns to 4.5 µs	Dose rate: 1.7×10 ⁷ to 2×10 ⁹ rad(Si)/s	During irradiation, devices were biased at normal operating voltage, and two randomly selected bits were monitored. All address lines but one were dc wired. No radiation-induced change of state observed.	32
			v	Flash x-ray 2 MeV 30 ns pulse		An alternating logic one and zero pattern was loaded into entire array. Single bit was monitored during exposure while device was in READ mode. After irradiation, entire memory was scanned and compared with preirradiation pattern.	
					Dose rate: 1×10 ¹¹ rad(Si)/s	No radiation-induced change of state was observed for single-bit test.	
					2.5×10 ⁸ rad(Si)/s	All bits were scanned. All six devices had lost some stored information.	
11101	Si-gate PMOS 256×1 Static	INI	4	60 _{Co} 1×10 ⁵ rad(Si)/hr	Functional failure: 2×10 ⁴ rad(Si)	Functional failure: During irradiation, devices were biased : 2×10^4 rad(Si) and tested at $v_{\rm DD}$ = -10 V and $v_{\rm CC}$ = 5 V. Tested during irradiation.	31
			•	Flash x-ray 2 MVp 30 ns pulse	Transient upset: 2×10 ⁸ rad(Si)/s	Latchup was not observed at highest test dose rate, 5×10^{10} rad(Si)/s.	
			1	LINAC 4 µs pulse	Transient upset: 1.1×10 ⁸ rad(Si)/s	Latchup was not observed at highest test dose rate, 5×10 ¹⁰ rad(Si)/s.	1

TABLE 2e. I²L RAM'S

Device No.	Technology & size(bits)	Smpl Mfr size	Radiation source	Results	Test conditions and comments	Ref
93481	4096×1	FAI 4	Seifert x-ray 150 kVp 80 to 3000 rad(Si)/min	Functional failure: 1.5×10 ⁴ rad(Si)	Seifert x-ray Functional failure: During irradiation, devices were biased 150 kVp 1.5x10 ⁴ rad(Si) at V _{DD} = 5 V and exercised by test 80 to 3000 time. Failure criterion was first occurrence of bit failure. Standby power dissipation began to increase at 2.0x10 ⁴ rad(Si).	18
		4	60 _{Co} 4×10 ³ rad(Si)/min	Functional failure: 2.0×10 ⁴ rad(Si)		
		4	1.5 MeV Van de Graaff accelerator 4×10 ⁵ rad(Si)/min	Functional failure: 1.9×10 ⁴ rad(Si)		

TABLE 2f. MNOS RAM'S

Smpl Radiation size source 15 Febetron 705 Flash x-ray 50 ns pulse Transient upset: Transient upset: Device in READ mode. Flash x-ray pulse 4x10 ⁸ rad(Si)/s Device was in CLEAR/WRITE mode. Radiation pulse was applied at start of memory enable signal (most sensitive condition for upset). Errors observed in following READ Errors observed in following READ Device was in CLEAR/WRITE mode. Radiation pulse was applied at start of memory enable signal (most sensitive condition for upset). Errors observed in following READ Device were result of decreased peak	Febetron 705 Flash x-ray 50 ns pulse Transient upset: 4×10 ⁸ rad(Si)/s 2.4×10 ¹¹ rad(Si)/s	Smpl Radiation size source 15 Febetron 705 Flash x-ray 50 ns pulse Transient upset: 4×10 ⁸ rad(Si)/s 2.4×10 ¹¹ rad(Si)/s
	Smpl size	Technology Smpl size size size (bits) Mfr size Si-bulk SPR 15 MNOS 64×4 Static Electrically alterable Nonvolatile
size size	j.	Technology Mfr size(bits) Mfr Si-bulk SPR MNOS 64x4 Static Electrically alterable Nonvolatile
1	SPR SPR	Technology size(bits) Si-bulk MNOS 64x4 Static Electrically alterable Nonvolatile

77 rad(Si)/s

During irradiation, devices operated in (1) CLEAR/WRITE/READ cycle, where memory was continuously cycled through all operating modes at max cycle rate, (2) PAUSE or WAIT mode, or (3) passive state (no power applied).

Dose: 2.0×10⁵ rad(Si)

Read-access time degraded. Timing signals were adjusted to maintain proper device operation. Test results were independent of device operation during irradiation.

Punctional failure: All devices failed because of radiation-3.0x10⁵ rad(Si) induced gate threshold shifts in PMOS peripherals.

TABLE 3. ROM'S

Device No.	Technology & size (bits)	Mfr	Smpl	Radiation	Results	Test conditions and comments	Ref
1833	CMOS 1024×8	RCA	8	60Co 13 to 180 rad(Si)/s	Functional failure: 5.5×10 ³ rad(Si)	During irradiation, devices were powered by Duracell batteries. All signal and control inputs were connected to logic one or logic zero. Devices were tested after irradiation by placement into development system.	10
IM5625	TTL 512×9	131	ī	Flash x-ray 20 ns pulse	Dose rate: 2.5×10 ¹⁰ rad(Si)/s Latchup and upset: Not observed	During irradiation, devices were biased at $V_{CC} = 5$ V, and results were compared with those of unirradiated device. Peak photocurrent: ~ 0.5 A.	1 0
IM6312	Si-gate CMOS 1024×12	ISL		60 _{Co} 5 rad(Si)/s		Functional test was to monitor five 12-bit words stored at specific addresses. Words could comprise all ones, all zeros, or alternating ones and zeros.	-
			8		Functional failure: 2.0x10 ⁴ rad(Si)	Functional failure: During irradiation, device was passive 2.0×10 4 rad(Si) (V_{CC} = 0 V).	
			7		Functional failure: 2.4×10 ³ rad(Si)	Functional failure: During irradiation, devices were biased 2.4×10 3 rad(Si) at $V_{\rm CC}$ = 10 V and clock (1 MHz) = 10 V.	
SMS8228	STT. 1024×4	SMS	01	TRIGA reactor	Permanent damage fluence: 2×10 ¹⁴ n/cm ²	During irradiation at room temp, devices were biased at $V_{\rm CC}=5$ V and functionally tested, and results were compared with those of unirradiated device. Performance of internal cells was measured in groups of 4-bit words.	31
			1	Flash x-ray 2 MeV 30 ns pulse	Transient upset: 2×10^7 rad(Si)/s	Latchup was not observed at highest test dose rate, 5×10^{10} rad($5 i$)/s	
			•	LINAC 4 µs pulse	Transient upset: 2×10 ⁶ rad(Si)/s	Latchup was not observed at highest test dose rate, 5×10^{10} rad($5 i$)/s.	

63

TABLE 4. PROM'S

ER3400	reconclosy & size (bits)	Mfr	Smpl	Radiation source	Results	Test conditions and comments	Ref
	MNOS EAROM 4096×1	GEN	•	Febetron 705 Flash x-ray 20 ns pulse	Transient upset: READ mode: 1.1×10 ⁸ rad(Si)/s WRITE mode: 3.1×10 ⁸ rad(Si)/s	Radiation was applied 200 ns before start of data output pulse in READ mode and at start of write setup time in WRITE mode. $V_{\rm GG}$ = -30 V. $V_{\rm SS}$ = 5 V. $V_{\rm DD}$ = -12 V.	8
				2 MeV Electron beam 50 ns pulse	Functional failure: >9.0×10 ¹¹ rad(Si)/s	Device was in PAUSE mode. No functional failure. No loss of data, but increase in READ access time.	
			24	60 _{Co} 22 rad(Si)/s	Functional failure:	Functional failure: Devices were tested under following conditions:	
					(2 to 4)10 ⁴ rad(Si)	(2 to 4)10 ⁴ rad(Si) Continuous READ, continuous PAUSE, or cycling through CLEAR/WRITE/READ mode.	
					(4 to 6)10 ⁴ rad(Si)	(4 to 6) 10^4 rad(Si) Unbiased (no power applied).	
13601	STTL 256×4	HNI	m	Flash x-ray 30 ns pulse	Transient upset: 1×10 ⁷ rad(Si)/s	During irradiation, each device had different stored pattern (all ones, all zeros, or alternating ones and zeros). All open-collector outputs were tied to 5 V supply by 1 kilohm resistor. Address inputs were driven by 8-bit binary counter.	28

TABLE 4. PROM'S (Cont'd)

Device No.	Technology & size (bits)	Mfr	Smpl	Radiation source	Results	Test conditions and comments	Ref
13624	STTL 512×8	INI	-	LINAC 4 us pulse	Transient upset: 2.3×10 ⁷ rad(Si)/s	During and after irradiation, devices were exercised by programming two different words into two different memory locations and then cycling between these locations to monitor for correct data output.	ω
					6.1×107 rad(Si)/s	Outputs saturated in zero state.	
					Latchup: Not observed at 1.1×10 ¹⁰ rad(Si)/s	No internal data were altered up to 1.1×10 ¹⁰ rad(Si)/s.	
			-	LINAC	Cumulative dose: 1×10 ⁷ rad(Si)	Device remained functional· I _{OL} decreased by 15%, and æddress-to-output delay decreased by 14%.	
6340D	STTL 512×8	MMI				Exercised during and after radiation pulse by programming two different words into two different memory locations and then cycling between these locations to monitor for correct data output.	œ
			-	LINAC 4 µs pulse	Transient upset: 9.2×10 ⁶ rad(Si)/s	Three of four outputs did not switch properly during radiation pulse. Recovery occurred in ~1 µs.	
					1×10 ⁸ rad(Si)/s	All outputs saturated in zero state.	

			4.6			
Recovery time = 8 μs . No internal data were altered over range 5×10^6 to 4×10^8 rad(Si)/s.	No measurable degradation in electrical parameters.	Device was passive and leads were open. Device remained functional. IoL decreased by 72%, which is barely adequate to drive one gate.	Radiation was applied at start of data output pulse in READ mode or at start of write setup time in WRITE mode. WRITE mode threshold was slightly higher. Device recovery time (for READ mode) ranged from 0.2 to 25 µs. VSS = ±15 and 5 V.	Devices were irradiated while in PAUSE or WAIT period. Devices still functioned after recovery period.	Functional failure: Device was either cycling through all 1.7×10 ⁴ rad(Si) of its operational modes or in READ mode.	Device was operating in PAUSE mode only.
Latchup: Not observed at 4×10 ⁸ rad(Si)/s	Cumulative dose: 1×10 ⁶ rad(Si)	Neutron fluence: 1.5×10 ¹⁴ n/cm ²	Transient upset: 2×10 ⁷ rad(Si)/s	Functional failure: >7×10 ¹¹ rad(Si)/s	Functional failure: 1.7×10 ⁴ rad(Si)	3.8×10 ⁴ rad(Si)
	LINAC	WSMR or Sandia reactor	Febetron 705 Flash x-ray 20 ns pulse		60 _{Co} 28 rad(Si)/s	
	-	-	r		e	
			LIN			
			MNOS EAROM 256×1			
			NCM7040			

TABLE 5. SHIFT REGISTERS

Device No.	Technology & size (bits)	Mfr	Smpl	Radiation source	Results	Test conditions and comments	Ref
1402	PMOS Si-gate 256x4 Dynamic	INI	ហ	60 _{CO} 30 rad(Si)/s	Permanent damage: (1.4 to 15)10 ⁴ rad(Si)	During irradiation, $V_{\rm DD}$ = -10 V, and $V_{\rm CC}$ = 5 V. Clock rate = 40 kHz.	35,
			ιc	LINAC 50 ns pulse	Permanent upset: 3 rad(Si)	Bias during irradiation was not given. Upset depended on clock rate and dose received.	
1402	PMOS 256×4 Oynamic	INT	•	Flash x-ray 2 MeV 30 ns pulse	Permanent upset: 1.0 vad(Si)	During irradiation, device was operated by inputting alternate ones and zeros.	32
				LINAC 0.05 to 4 µs pulses	1.7 to 4.5 rad(Si)	Device was continuously monitored for transient response and permanent upset.	•
				TRIGA 10 ms pulse	1.5 to 1.9 rad(Si)		
1406	PMOS 100×2 Dynamic	INI	1	Flash x-ray 2 MeV 30 ns pulse	Permanent upset: 1.2 rad(Si)	During irradiation, device was operated by inputting alternate ones and zeros. Device was continuously nonitored for transient response and permanent upset.	32
				TRIGA reactor 10 ms pulse	Permanent upset: 2.2 rad(Si)		
DRA2001	TFL 256×2	TII	m	TRIGA reactor 10 ms pulse	Permanent damage: 5×10 ¹⁴ n/cm ²	During irradiation, devices were biased at $V_{\rm BB}=2.5~{\rm V}$ and $V_{\rm CC}=5~{\rm V}$. Devices were tested after irradiation by being compared with control device.	31

		Ŋ	Flash x-ray 2 MeV 30 ns pulse	Transient upset: 2×10 ⁸ rad(Si)/s	During irradiation, devices were biased and tested at V_{BB} = 2.5 V and V_{CC} = 5 V and tested as function of various stored data patterns.	
		ß	LINAC 4 µs pulse	Transient upset: 2×10 ⁸ rad(Si)/s		
PMOS 32×8 FIFO	AMD	0	60 _{Co} 13 to 180 rad(Si)	Functional failure: >8×10 ³ rad(Si)	Devices were unbiased during exposure. Devices were tested after irradiation by placement into equipment that had been designed to use this register.	
		7		Functional failure: 4×10 ³ rad(Si)	Devices were biased at operating voltage during exposure and tested as above.	
MOS 100×2 Dynamic	III	1	Flash x-ray 30 ns pulse	Permanent upset: 1.5 rad(Si)	During irradiation, device was operated 32 by inputting ones and zeros. Device was continuously monitored for transient response and permanent upset.	
			LINAC 0.05 to 4 µs pulses	0.7 to 2.2 rad(Si)		
			TRIGA 10 ms pulse	2.1 rad(Si)		
PMOS 25×1 Static	FAI	ı			During irradiation, device was operated 32 and continuously monitored for transient response and permanent upset.	
			Flash x-ray 2 MeV 30 ns pulse	Permanent upset: 1×10 ⁹ rad(Si)/s	Peak output photoresponse was 2 V. Loss of stored information.	
			TRIGA reactor 20 ms pulse	Permanent upset: 1×10 ⁶ rad(Si)/s	Loss of stored information.	

TMS3003

TABLE 5. SHIFT REGISTERS (Cont'd)

Technology & size (bits)	Mfr	Smpl	Radiation	Results	Test conditions and comments	Ref
	FAI	ı	Flash x-ray 2 MeV 30 ns pulse	Permanent upset:	During irradiation, device was operated by inputting ones and zeros. Device was continuously monitored for transient response and permanent upset.	32
			LINAC 0.05 to 4 µs pulses	4.0 to 7.0 rad(Si)		
			TRIGA reactor 6.0 rad(Si)	6.0 rad(Si)		

TABLE 6. MISCELLANEOUS DEVICES

i	Ref	31			10 10	10
	Test conditions and comments	Arithmetic logic unit. During irradiation, devices were biased at $V_{CC} = 5$ V. After irradiation, devices were tested at maximum fanout and results were compared with those of control device.			Field progammable logic array (FPLA). During irradiation, devices were biased at $V_{\rm CC}=4.5$ to 6.6 V. Immediately after irradiation, devices were tested for 44 different input combinations and results were compared with those of control device.	Microprogram sequencer. During irradiation, devices were biased at $V_{\rm CC}$ = 5 V. Devices were functionally tested for 300 different input combinations immediately after pulse, and results were compared with control device.
	Results	Permanent dama.je: 2.1×10 ¹⁴ n/cm ²	Transient upset: 1.5×10 ⁸ rad(Si)/s	Transient upset: 2×10 ⁷ rad(Si)/s	Latchup; 2×10 ⁹ rad(Si)/s No transient upset at this level	Transient upset: 2.5×10 ¹⁰ rad(Si)/s Latchup: Not observed
	Radiation source	TRIGA reactor	Flash x-ray 2 MeV 30 ns pulse	LINAC 4 µs pulse	Flash x-ray 20 ns pulse	Flash x-ray 20 ns pulse
	Smpl	φ	1	ı	**	นา
	M£r	TII			ІЖМ	AMD
	Technology	TLLS			TLL	STT
;	Device No.	SN545181			825100	AM2909

をはられている。 1915年 - 191

TABLE 6. MISCELLANEOUS DEVICES (Cont'd)

No.	Technology	Smpl Mfr size	Radiation source	Results	Test conditions and comments	Ref
AM2910	LSTTL	AMD			Microprogram controller. Fifteen test vectors of devices under test were compared serially with those for reference device. During irradiation, devices were in static operation at 5 V bias.	0
		ιC	LINAC 1.4 µs pulse	Permanent upset: 1.2×10 ⁷ rad(Si)/s	One word of 5x12 stack register ended up with wrong bit.	
		ī.	Flash x-ray 25 ns pulse	Transient upset: 7×10 ⁷ rad(Si)/s		
S3000	TLL	INI		Permanent upset: 1.4×10 ⁸ rad(Si)/s	Two-bit slice microcomputer system. During irradiation, device was executing low-pass digital filter algorithm.	28
		-	Febetron 705 Flash x-ray 29 ns pulse	Functional failure: 1×10 ⁸ rad(Si)/s	Functional failure: Failure to execute digital function 1×10 ⁸ rad(Si)/s properly.	
		-	TRIGA Mark F reactor	Failure fluence: 3×10 ¹⁴ n/cm ² Gamma dose: 1.1×10 ⁵ rad(Si)	Computation error: all data output was zero. Four minutes after irradiation, device began to respond, and at 5 min device was computing without error.	

28	36			-			15	
Microprogram control unit. Internal registers were set to various patterns. Most susceptible state was HIGH condition with clock LOW during pulse. Devices were monitored during exposure.	Look-ahead carry generator. During irradiation, devices were biased in static condition with outputs either HIGH or LOW. Devices were tested immediately after irradiation. Failure was defined as change of at least 1.4 V for output voltage.	Logic one state failure level.	Logic zero state failure level.	Universal asynchronous receiver- transmitter (UART). During irradiation, devices were passive, and all inputs were grounded. Functional test comprised inputting eight words and transmitting converted data through UART to comparator.	Supply current increased by factor of 10. Threshold voltage decreased by 40%.		Microprogram sequencer, Device was exercised through sequence test that checked integrity of data in all	internal registers during and after radiation pulse. Certain bits of program counter register changed to logic zero during pulse.
Transient upset: 8×10 ⁷ rad(Si)/s		Transient upset: 7×10 ⁸ rad(Si)/s	6×10° rad(Si)/s		Degradation dose: 4×10 ⁴ rad(Si)	Functional failure: >5×10 ⁴ rad(Si)	Transient upset: 6×10 ⁸ rad(Si)/s	Transient upset: 6×10 ⁸ rad(Si)/s
Febetron 705 Flash x-ray 29 ns pulse	Febetron 705 Flash x-ray 50 ns pulse			60 _{Co} 5 rad(Si)/s			LINAC 30 ns pulse	GaAs laser λ = 0.904 μm 35 ns pulse
~		m		N			-	-
INI	INT			ISL			FAI	
Ē	TLL			Si-gate CMOS			1 ² L	
3001	3003			IM6402			9404	

TABLE 6. MISCELLANEOUS DEVICES (Cont'd)

ents Ref	ice was 15 of tests ata in all nd after ets were vogram ero.	ctionally 37 er or ctests with ces survived	tests done devices	rambled. eset input	
Test conditions and comments	Microprogram sequencer. Device was exercised through sequence of tests that checked integrity of data in all internal registers during and after radiation pulse. First upsets were change of certain bits of program counter register to logic zero.	Microprogram sequencer. Functionally tested by using microcomputer or functional and dc parametric tests with Tektronix S3260. Both devices survived 3x10 ¹³ n/cm ² .	Functional and dc parametric tests done with Tektronix S3260. All devices survived 1x10 ⁵ rad(Si).	Program counter data were scrambled. Cause was upset of master reset input buffer.	
Results	Transient upset: 6×10 ⁸ rad(Si)/s	WSMR fast Failure fluence: burst reactor 10 ¹⁴ n/cm ²	Functional failure: 3×10 ⁵ rad(Si)	Permanent upset: 6×10 ⁸ rad(Si)/s	2.9×108 rad(Si)/s
Radiation source	LINAC 30 ns pulse or GaAs laser $\lambda = 0.904 \ \mu m$ 35 ns pulse	WSMR fast burst reactor	60 _{Co}	LINAC 30 ns pulse	LINAC
Smpl	-	~	m	8	7
M£r	FAI	FAI			
Technology	12 L	$r^2_{\rm L}$			
Device No.	9408	9408			

MCM14512	CMOS 8-channel	M TOM	-	၀ ၀၀	Functional failure: 1.5×10 ⁴ rad(Si)	Functional failure: Data selector. During irradiation, 1.5×10 ⁴ rad(Si) device was biased at V _{DD} = 10 V. Bias was removed after irradiation while device was transported to FAI 5000 IC tester. Tests were performed within 15 to 30 min after irradiation. (Device was made after 1973, and high temp gate anneal process was used.)	N
SCL 145 12	CMOS 8-channel	OS	-	00 CO	Functional failure: 2×10 ⁴ rad(Si)	Functional failure: Data selector. During irradiation, 22 2×10 ⁴ rad(Si) device was biased at V _{DD} = 10 V. Bias was removed after irradiation while device was transported to FAI 5000 IC tester. Tests were performed within 15 to 30 min after irradiation. (Device was made after irradiation. (Device was anneal process was used.)	0
MC14559	CMOS 512×1	MOT	v	60 Co	Functional failure: 7×10 ³ rad(Si)	Functional failure: Successive approximation register. 7×10 ³ rad(Si) During irradiation, devices were biased at $V_{\rm DD}=10$ V. Bias was removed while devices were transported to FAI 5000 IC tester. Tests were performed within 15 to 30 min after irradiation.	7

REFERENCES

- (1) L. L. Sivo and P. R. Measel, Radiation Hardness of CMOS LSI Circuits, IEEE Trans. Nucl. Sci., NS-24 (1977), 2219.
- (2) C. M. Clarke, Radiation Effects on Microprocessors, Project Ptarmigan, Plessey Electronic Systems LTD., Romsey, U.K., Single Channel Radio Access Subsystem, Technical Note SCRA/042 (November 1978).
- (3) E. E. King and R. L. Martin, Effects of Ionizing Radiation on the CDP1802 Microprocessor, IEEE Trans. Nucl. Sci., NS-24 (1977), 2172.
- (4) E. E. King, Total Dose Testing of Several Types of MOS Microprocessors, IEEE Trans. Nucl. Sci., NS-25 (1978), 1649.
- (5) M. Simons, Radiation Effects in MOS Integrated Circuits, Research Triangle Institute, Research Triangle Park, NC, Report RTI/0991/00-03F (1978).
- (6) D. K. Myers, Ionizing Radiation Effects on Various Commercial NMOS Microprocessors, IEEE Trans. Nucl. Sci., NS-24 (1977), 2169.
- (7) T. L. Pruitt, H. E. Boesch, Jr., and H. Eisen, A Technique to Measure Short-Term Annealing in MOS Microprocessors, IEEE Trans. Nucl. Sci., NS-25 (1978), 1205.
- (8) P. R. Measel, L. L. Sivo, W. E. Quilitz, and T. K. Davidson, Development of a Hardened Microcontroller, IEEE Trans. Nucl. Sci., NS-23 (1976), 1738.

- (9) L. L. Sivo, J. L. Andrews, L. C. Jeffers, and H. W. Mathers, Upset Testing of LSI Devices, IEEE Trans. Nucl. Sci., NS-26 (1979), 4778.
- (10) L. L. Sivo, F. Rosen, and L. C. Jeffers, Latchup Screening of LSI Devices, IEEE Trans. Nucl. Sci., NS-25 (1978), 1534.
- (11) J. P. Raymond, M. G. Krebs, J. E. Ashe, and C.
 W. Perkins, Radiation Effects on MSI/LSI Electronic Components (U), Defense Nuclear Agency
 DNA 4178F (August 1977). (CONFIDENTIAL)
- (12) P. W. Williamson, Radiation Effects on the Ferranti F100-L Microprocessor, Plessey Electronic Systems LTD., Romsey, U.K., Weapon Effects Co-ordination Committee Paper 112 (October 1978).
- (13) J. R. Raymond and R. L. Pease, A Comparative Evaluation of Integrated Injection Logic, IEEE Trans. Nucl. Sci., NS-24 (1977), 2327.
- (14) A. G. Stanley, W. Mallen, and P. Springer, Ionizing Radiation Effects on the Microprocessor, IEEE Trans. Nucl. Sci., NS-24 (1977), 1977.
- (15) T. D. Ellis and Y. D. Kim, Use of a Pulsed Laser as an Aid to Transient Upset Testing of I^LL LSI Microcircuits, IEEE Trans. Nucl. Sci., NS-25 (1978), 1489.
- (16) T. D. Ellis, Radiation Effects Characterization of the SBP9900A 16-Bit Microprocessor, IEEE Trans. Nucl. Sci., NS-26 (1979), 4735.

REFERENCES (Cont'd)

- (17) A. London, D. Matteucci, and R. Wang, Establishment of a Radiation Hardened CMOS Manufacturing Process, IREE Trans. Nucl. Sci., NS-24 (1977), 2056.
- (18) M. Schlenther, D. Braeunig, M. Gaertner, and F. Gliem, In Situ Radiation Tolerance Tests of MOS RAMS, IEEE Trans. Nucl. Sci., NS-25 (1978), 1209.
- (19) G. P. Nelson and E. E. King, Methods for Radiation Testing Random Access Memories and LSI Circuits, IEEE Trans. Nucl. Sci., NS-24 (1977), 2341.
- (20) A. London and R. C. Wang, Dose Rate and Extended Total Dose Characterization of Radiation Hardened Metal Gate CMOS Integrated Circuits, IEEE Trans. Nucl. Sci., NS-25 (1978), 1172.
- (21) G. Dinger and M. G. Knoll, Radiation Evaluation Study of LSI RAM Technology, Air Force Weapons Laboratory, Kirtland Air Force Base, NM, AFWL-79-118 (1980).
- (22) D. Matteucci and M. Schneider, Radiation Testing Complementary (Symmetry) Metal Oxide Semiconductor (CMOS) Arrays for Satellites, IEEE Trans.

 Nucl. Sci., NS-24 (1977), 2285.
- (23) G. J. Brucker, Characteristics of CMOS/Bulk and SOS Memories in a Transient Environment, IEEE Trans. Nucl. Sci., NS-24 (1977), 2209.
- (24) A. Pikor and E. Reiss, Technology Advances in the Manufacture of Radiation Hardened CMOS integrated Circuits, IEEE Trans. Nucl. Sci., NS-24 (1977), 2047.

- (25) M. D. Wheeler, Gamma-Rate Testing of the RCA MWS5001D SOS 1024 Bit CMOS RAM, Plessey Electronic Systems LTD, Romsey, U.K., Working Paper PNH57 (November 1977).
- (26) M. D. Wheeler, Gamma-Rate Testing of the RCA MWS5501D SOS 1024 Bit CMOS RAM, Plessey Electronic Systems LTD, Romsey, U.K., Working Paper PNH42 (November 1976).
- (27) M. Simons, Transient Radiation Effects in Silicon and Gallium Arsenide Devices, Research Triangle Institute, Research Triangle Park, NC, RTI/0991/00-04F (November 1979).
- (28) M. G. Krebs, J. R. Srour, et al, Radiation Effects on MSI/LSI Electronic Components (U), Defense Nuclear Agency DNA 4286F (August 1977). (CONFIDENTIAL)
- (29) G. L. Dinger, Radiation Characterization of the Intel 4K HMOS Static RAM (D2147-3), Air Force Weapons Laboratory Technical Memorandum (1980).
- (30) D. K. Myers, Radiation Effects on Commercial Semiconductor 4-Kilobit NMOS Memories, IEEE Trans. Nucl. Sci., NS-23 (1976), 1732.
- (31) J. P. Raymond, MSI/LSI Radiation Response, Characterization and Testing, IEEE Trans. Nucl. Sci., NS-21, No. 6 (1974), 308.
- (32) J. P. Raymond and D. N. Pocock, Transient Ionizing Radiation Effects in MOS/LSI, IEEE Trans. Nucl. Sci., NS-18, No. 6 (1971), 288.
- (33) R. W. Tallon, Ionizing Radiation Effects on the Sperry Rand Nonvolatile 256-Bit MNOS RAM Array (SR2256), IEEE Tran. Nucl. Sci., NS-25 (1978), 1176.

REFERENCES (Cont'd)

- (34) R. Tallon, Metal Nitride Oxide Semiconductor
 Radiation Characterization Studies, Air Force
 Weapons Laboratory, Kirtland Air Force Base, NM,
 AFWL-TR-79-39 (1979).
- (35) J. Raymond et al, Study of Radiation Effects in MSI/LSI Technologies, Defense Nuclear Agency DNA-3517 (1974).
- (36) M. Krebs, Logic-Cell-Coverage Technique for Transient Ionizing Radiation Characterization of Microcircuits, IEEE Trans. Nucl. Sci., NS-24 (1977), 2347.
- (37) T. Ellis, Radiation Effects Characterization
 Results on the Fairchild 9408A Microprogram
 Sequencer, Naval Weapons Support Center, Crane
 IN (1978).

- (*) G. J. Brucker, Transient Test of a CMOS/Bulk Microprocessor, RCA Astro Electronics, Princeton, NJ (1977) (draft).
- (+) N. Wilkin and C. T. Self, Radiation Effects Data, Harry Diamond Laboratories (July 1979) (draft).
- (#) H. R. Chester, Freliminary Results of Total Gamma Test on the TMS8080 Microprocessor Using the Harwell LINAC, Letter of Transmittal, Ptarmigan Project Office, Plessey Electronic Systems LTD., Romsey, U.K., to W. H. Sellek, Ministry of Defence, Whitehall, London, U.K. (8 February 1979).
- (\$) B. Deve, Characterization of AMD 2901A Microprocessor, Air Force Weapons Laboratory, Kirtland Air Force Base, NM (1980) (draft).

Manufacturer (Cont'd)

Technology

CMOS	Complementary metal oxide semiconductor	NBC	Nippon Electric Co., Ltd.
EAROM	Central processing wire Riectrically alterable read only memory	SIE	Siemens
FPLA	Field programmable logic array	SIG	Signetics
HWOS	High density metal oxide semiconductor	SMS	Scientific Microsystems
n Si	Integrated circuit	SOL	Solid State
1 ² L	Integrated injection logic	SPR	Sperry Rand
LSTTL	Low power Schottky transistor-transistor logic	TII	Texas Instruments, Inc.
MINOS	Metal nitride oxide semiconductor		
MOS	Metal oxide semiconductor		Source
NMOS	N-channel metal oxide semiconductor		
PMOS	P-channel metal oxide semiconductor	kVp	Kilovolts peak
PSU	Programmable storage unit	LINAC	Linear accelerator
sos	Silicon on sapphire		Megavolts peak
STTL	Schottky transistor-transistor logic	WSMR	White Sands Missile Range, NM
TIL	Transistor-transistor logic		
UART	Universal asynchronous receiver-transmitter		

Test conditions

Manufacturer	C_ Load capacitance
	DI Dielectric isolation
Advanced Micro Devices	FIFO First in, first out
EMM/SEMI, Inc.	I _{CC} Quiescent supply current
Fairchild	IDD Supply current
Ferranti	I_ Input current
General Instruments	I_OH Current of output in HIGH state
Harris	IOT. Current of output in LOW state
Hughes	In Primary photocurrent
Intel Corp.	the Propagation delay time
Intersil, Inc.	
Manufacturer A	
Manufacturer B	V _{DD} Supply voltage to drain
Military version	V _{GG} Supply voltage to gate
Monolithic Memories, Inc.	VIN Input voltage
Mostek Corp.	VOH Voltage of output in HIGH state
Motorola	
National Semiconductor	V _{SS} Supply voltage to source

AMD
EMM
FAI
FER
GEN
HAR
HUG
INT
INT
IST
MER
MER
MIL
MIL
MOT

DISTRIBUTION

	DIRECTUR	
	DEFENSE INTELLIGENCE AUGMON	PC BUX 208
SICHLIAVIAT	MASSINGTUN, DC 20301	ST. LOUIS, No 6.166
AGED	AITH DB-402, MR. EUWAND OFARRELL	ATTN DEDAY-RPY
201 VAPICK 51., STH PLOUR	ATTN TECHNICAL LIBBART	
HE TORK, AT 10014	ATTN PB-4C	DIRECTOR
ATTE RALPH MADELL		US ARMY BALLISTICS RESTARCE LABORATURY
	LABRENCE LIVERNORE LABORATORY	ABENDERN PROVING GROUND, MD 21005
ASSISTANT TO THE SECRETARY OF DEPENSE	PO BOX BUR	ALTN DRDAK-158-5 (STIMPU)
ATCHIC ENERGY	LIVERBORE, CA 94550	
WASHINGTON, DC 20-Jul	ATTN DOCUMENT CONTROL POR L-385	DIRECTOR
ATTN DOCUMENT CONTROL	ATIN DE HABOLD SEITH	USA MATERIAL TESTING DIRECTORATE
	ATTW TECH IMPO DEPT. L-3	ABERDEEN PROVING GROUND, ND 21005
Director	ATTN DOC CON POR D. MEEDER L-545 (CLASS	ATTN SIEAP-MT-F
DEPRESE COMMUNICATIONS AGENCY	ATTN DUC CUN FOR R. OTT L-389	ATTN DEXBR-VL ROBERT L. HARRISON
dashington, DC 20305	ATIN H. CAMATAN L-156	
ATTN TECHNICAL LIBRARY	ATTM LEBOY C. MARTIN	DIRECTOR
		US ARRY ABSAA
DEPENDE CORRESION EXCINERY CENTER	DIRECTOR	AMERDERN PROVING GROUND, ND 21006
1840 WILHLE AVENUE	DEFENSE NUCLEAR AGENCY	
BESTON. VA 22000	MASHANGTON . DC 20305	
ATTN CUDE P720, C. STANSBERRY	ATIN DDS1/DB. CONFAL/DB.OSWALD	DIRECTOR
Alth Code 8320, C. W. BERCHEN	ATTA ATTA	HID ADVANCED TECH CTR
ATIM CODE R124C, 11CB LIB	ATTN SITL TECH LIBRARY	NUNTSVILLE OFFICE
	ATD. STVL	Pc Box 1500
MATHUMAL COMMUNICATIONS STOTES	ATTW RALV/CHDR. 4. BOBS	JUNTSVILLE, AL 35807
OPPICE OF THE MANAGER	ATTN SPID/LI CDL ROMALD S. BISHOP	ATTN TECH LIB
WASHINGTON, DC 20305		ATTN BEDATC-U, F. HOKE
ATTE MCS-TS C. BODSUM	DIRECTOR	ATTA BEDATC-N, B. KELLEY
	INTERSERVICE AUCLEAN WEAPONS SCHOOL	ATTW BEDATC-W. W. GIBBON
いまでは日本のでは、 一般の名が、 一般の名称をはない。 この まての	HINTLAND APR. We STILS	ATTN BELATC-E, S. MASSEY
DEPARTMENT OF DEFENSE	ATTN FECH LIB	ATIN BMDATC-P, B. DACE
WASAIMUTON, DC 20301		
ATIN DU/SESS	DIRECTOR	DIRECTOR
ATTA L. SUMMEY, ESPE	NATIONAL SECURITY ALENCY	BRD SYSTEMS COMMAND
	PT. GEONGE G. MEAD, ND 20755	ATIN: P. DEKALB
DIFFLTOR	ATTH D. D. VAN GUNTEN-R-52	P.O. BUX 1500
DEPENSE ADVANCED BSCH PROJ AGENCY	ATTN K. SHAPPER, 5-232	BUNISVILLE, AL JUBUT
APCHITECT BUILDING	ATIM P. DEPOY, N-1	
1400 BILSON BLVD.	AITH TECHNICAL LIBRARY	2
APLINGTON, NA 22208		CANNON ARTILLERY WEAPONG SYSTEMS
ALEN TLEMMICAL LIBRARY	DEPT OF ARMY	US ARBY ARBARENT COMMAND
ATTM DE. R. A. RETNULDS	DEPOTT CHIEF OF STAPP	ROCK ISLAND, IL 61201
	SAVE SACRESSION	
SAMPLE BON DANKER ARELAND	destination, pc 20310	COMMANDER/DIRECTOR
		1000 1000 1000
	ALLA CAMOLUGA AUCLEAN PLANS AND	DATE MONEY COLDE
ARLINGION, VA 22202	TOTTO.	
ATTA 10. THERESAM , MITE S. SMITH		ATTA PE BOLVA DILCO-4-0. NANDIBIRI

COMMANDEPORECTOR
USA ERADOUM CSTAL
POUT MOMEDUTH, NJ U7703
A11Y PM BSTAR DILCS-P-C, W. VANDEREEL
A11Y PM FAMAS DELCS-W, R. ROBBIANI
A11Y PM MICHS DELCS-W, R. ROBBIANI
A11Y PM MICHS DELCS-W, R.

COMMANDER
US ARRY COMMUNICATIONS COMMAND
FIL HUACHUCA, AZ BS613
ATTH FRUMICAL LIBRARY

4

CUBRANDER USA AVPADCUM

PH ADVANCED ATTACK HELICOPTER 12TH & SPWUCE STS ST LUVILS, NO ASIGO ATTS DECPM-AAH/MR ROMANO

COMMANDER ARKADCUK DOVEK, MJ U7801 AITH DEBAR-LCS-V

のです。 いまり、 を持っている。 こうこと、 ようには、これを持ち、 第2首は、 6番をような、 で、 1番をおりに関するながらない。 アイトラール・フ

PRECEDENG PACE MANK-NOT TILLED

DEFENSE IELBNICAL INFORMATION CENTES CAMENON STATION, BUILDING S MEANANDERS, NA. 22314 ATTN POW-TCA (12 COPILS) ATTN TC-TCA

IMBILITY FOR DEFENSE ANALYSES 400 ANNIMANY DELIVE ARTHAJON, VA 24402 ATTA 10, LIBRARIAN, KUTR S. SMITH

COMMANDLE ELECTRONIC SUPPLY CENTLY BATTONS ON ASSESSMENTS

DISTRIBUTION (Cont'd)

US ABMY COMBUT. PAS. AND BEY. COMBAND ALTE TOWNSTH. NO. 07703 ATTH OFSAL-CLABA, ABMAND B. COMEN ATTH OFSAL-CLABA, PRAIFFRE ATTH DENCO-PT-C, GARRAD E GAULE
ATTH DENCO-CO-TD, B. P. BERN
ATTH DENCO-COM-DE-1, A. MONDRICK
AIN DEAL-ML-D
AIN DEAL-ML-D
AIN DEAL-ML-D
AIN DEAL-WL-P, G. ROURDERN
AIN DEAL-W-P, OWN URITALY
ATTH DENCO-COM-COM-EM-2

CENCLES, CURADCOM ATTH DFDCO-COM-D, MR. BERMARU GOLDBERG FT. MOMMOUTE, NJ. G1703 ACTING DIRECTOR

We amy communications systems acancy copy momentum, NJ 07703 ATH SCCH-AD-SW (LIMPARY) ATH CCH-ED-T

US APMI CUMPUIER SYSTEMS COMMAND FORT BELVUIR, VA 2206U ATIN TECHNICAL LIBRARY

US ANNY MISSILE COMMAND REDSTONI APSENAL, AL 35808 US ARMY LRADCOM

FI. MORMOOTH, #J 07703 ATH: DELLI-1; DR. E. T. MUNER ATH: LUBEL-54, DR. W. WCAFEL AIN: DELET-PL. C. DAVIDSON ATH: DRCPM-F' BETULIN! PURT BELVOIR, WA 22060 ATTM TECHNICAL LIBBARY ATTM CPT ALLAN S. PARER ATTM DELNV/STEVE GIRSON US ARBY ERADCOM MIGHT VISION & LLFCTEO-OFFICS LABORATONY TIN DELET-DU CUBRANDING OFFICER

DS ANN LLECTFONICS PROVING CHUUND FURT HUACHUCA, AZ 85613 ATIN STEEP-WI-M, GERALD W. DURBIN CURRANDER

DIVISION ENGINGER
US ARNY ENGINEER DIVISION NUNISVILLE
PU BUS ARNY
ENUNISVILLE, AL 35-007
ATTH TOM HOLT

05 ABHY ENGINEEK SCHOOL FT. BELVOIR, VA 22060 ATTM ATZA-CDC

COMMANDER USACLIIA-LUR COME. REN. BYLISCH T.C.G. LIBRARY APO MES YORK GGGGG ATTH UDGGGGG-UI ATTH TECHNICAL LIBRARY

USA FOREIGN SCILNCE & TECHNOLOGY CENTER, PEDERAL OFFICE HIDG CHARLOTIESVILLE, VA 20901 COMMANDER

PORT HUACHUCA PORT HUACHUCA, AZ 55613 ATIN TECH. REV. DIV. COMMANDER

HELLFIRE MISSILE STETEN US ANN MISSILE COMMAND PEDSTONE APSEMAL, AL 35809

COMMANDLE

OS ARTH MATERILL DEVELOPMENT

AND READINESS COMMAND

SUGD ELEMENTORIA A VENDE

ATTH DECDE, DIE FOR DEV & ENGE

ATTH DECLE, DIE FOR DEV & ENGE

ATTH DECLE, ECOM 10124

ATTH DECSAMS, R.L. WILLER

ATTH DECSAMS, R.L. WILLER

ATTH DECDE-EM, C. RUBEN JR.

US ARMY MIRADCON REDSTONE ARSEMAL, AL 358U2 ATIM DESMI/TEO, DR. DAVID LUI COMMANDAR

US APRY HISSILE CORRAND REDSTONE ARSENAL, AL 35849

COMMANDLY
US ARMY MISSILE COMMAND
US ARMY MISSILE COMMAND
ATTH DESEN-FLOS, MON GREEN
ATTH DECEN-FLOS, WORNED H. MENBIRGEN
ATTH DECEN-FE-4, WALLACE
ATTH DESEN-ECP, VICTOR W. RUWE
ATTH DESEN-ROP, VICTOR W. RUWE
ATTH DESEN-ROP
ATTH DESEN-ROP
ATTH DESEN-ROP
ATTH DESEN-ROP

US ARMY MISSILF & BUNITIONS CENTER & SCHOOL REDSTONE ARSENAL, AL 35809 ATIN'AISK-CID-F

COMMANDER

US ARMY MOBILLTY EQUIP, BED CTR FORT BELWOIR, VA 22060 ATTN DRDWE-E J. BOND JR. COMMANDER

COMMAND NATION RED COMMAND
MATICK, MA U1760
ATTH DEDNA-UR MR, T-G- MABTIR

NAVIGATION CONTROL SYSTEMS USA ELECTRONICS COMMAND BLDG 2525 FT. MOMMOUTH, NJ 07703

US ARMY NUCLEAR AGENCY 7500 BACELICK ROAD SPRINGFIELD, VA 22150 ATTW MAJ ALAN LIND

PERBHING SYSTEM REDGTONE ARSENAL, AL 35809 ATIN DEGPE-PE/ME, J. PETTIT PROJ MGE, PATRIOT REDSTONE ARSENAL, AL 35809 ATTH DECPM-MEDI/MR, R. HASE

PEDSTORE SCIENTIFIC INTORNATION CTR DA ARM HISSILE COMMAND REDSTORE ARSENAL, AL 36MOB ATTN DEDMI-TED, CLARA I: ROGERS

SAFEGUARD MUNITIONS FICATINNI AESEMAL DOVER, M. 07801

であるというできた。 「「「「「「「」」」というできた。 「「」」というできたいない。 「「」」というできた。 「「」」というできたいできた。 「」、これできたいできたい。 「「」」というできたい。

MAYAL PERRANCH LABONATORY
MARINGTON P. 20275
ATTH CODE 6624, JAMES C. RITTER
ATTH CUDE 6629, B. FARADAT
AITH CUDE 6611, E. WOLLEKI
ATTH CUDE 6627, C. S. GUREZE
ATTH CUDE 6627, B. REDROLD L. BUGBES
ATTH CODE 5627, B. REDROLD L. BUGBES MANY LEPRETHENT
MANY LEPRETHENT
AND MARKETON, DC. 20370
AND SP.2301, JOHN W. P.TERREEGER
ANTH NEP-2342, HICHARD L. COLEMAN
ANTH NEP-2302, MANY DGULD
ANTH NEP-2303, PMIL SPECTOR MAYAL SURPACE WLAPONS CENTER WHITE ONE, SILVER SPRING, ND CODE P-23, NE. JAMES E. PARTAR ATTH SICHARD SANVORD PM. 132-207 ATTH SICHARD SANVORD PM. 132-207 ATTH VAN ERINGH. 132-204 AEHONAUTICAL STSTEMS DIVISION, AFSC MENTAT-PATILESON AFB, ON 45433 ATTA ABB/TIETT ATTA ASD-ENFTV, MARGRICE P.O. OPFICE OF WAVAL RESARCE/CODE 221 MUU N. ODBING TERRET ARLINGTON, VA 22217 ATTE DR. DAYED C. LEWIS NAVAL WEAPONS EVALUATION PACILITY MUCLEAR SURVIVABILITY DEPT. EIPTLAND AIR POPCE BASE ALBUOVEROUE, NW B7117 ATIN RALPH CARROLL, JP. DIRECTUP STRATEGIC SYSTEMS PROJECT OFFICE MAYAL SURFACE WEAPONS CENTER DARLCREN LABORATORY DARLCREN, WA 2244b ATTN CODE F54, RUBERT A. AMADURI ATTN L. H. LUESSEN COMMANDING UFFICER
NAVAL WEADON ADPOINT CENTER
CRANE, IN 47522
ATTH CODE 7024, JAMES L. RAMSET USAP ACADEMY, COLORADO SUSAU ATTR CAPT. P. PRAASS COMMANDER COMMANDER WHITE SANDS MISSILE RANGE WHITE SANDS MISSILE PANCE, NM 85002 ATTH TECHNICAL LIBRAPY ATTH STENS-TE-MYJJ, GOGUWA ATTH STENS-TE-AN/ME, A DELAPAZ WHITE SANDS MISSILE PANCE, NM MECUZ ATTM ATAM-TDC, NW. BERCLUND ATTM ATAM-TPC, UTIS E. MILLER US ARET TRAINING AND DOCTRING COMD. PONT BUNNUE, VA 23681 ATTH ATORI-OF-58 SUPERINTENDENI (CODE 1424)
MANAL PASTGRADUATI SCHOOL
MUNTERIT: CA BUSHU
ATTN CODE 2124 TECK RPTS. LINRAHIAN MAYAL LLECTHUMIC STSTEMS COMMAND MEADOLAFTERS WASHINGTON, DC 20360 ATTR FMELLT-15A, CUNTLE BRUNHAFT ATTR FMELLT-12. SEAFONS SYSTEMS EVALUATION GROUP AUGUSTRINAVY DEFFE ABLINTON, VA 2.402 ATTH DOCUMENT CONTROL WASHINGTON, UC 21360 AITN LCDK BUGO FANDT (AIR-350-F) MATAL INTELLIGENCE SUPPORT CIP-4501 SUILLAND FOOD, BLDG. 5 WASHINGTON, UC. 20380 AITH MISC LIPRARY CHIEF OF NAVAL OPERATIONS
NAVY DEPARTMENT
NAVANDENCY
ATTN CODE 004C3, RUBERT PIACES1 NAVAL SURFACE WLAPONS CENTER Darichem, va. 22448 Atim L. H. Luessen NAVAL AIR SYSTEMS COMMAND RLAUGUAPTERS ATTH LTC R. S. CHISSMAN DIRECTOR US ARMY THADOC SYSTEMS AMALY&15 ACTIVITY COMMANDING OFFICER COMMANDER COMMANDER CUMBANDER CUBBRANDER US ABAT IEST AND EVALUATION COMMAND ARREPLE PROVING CANUDE, IND 21105 ATTH PRITE-LP, R. 1, KOLCHIN AIN DESTE-PA, R. 5, CALASSO ATTH TRYBICAL LIMPARY ATTH CLUBGERY SINGLE CHANNEL CHOUND AND AIRBORNE PALLO SUBSYSTEM OF AREN LLECTRONICS COMMAND FT. NOMBOUTH, NJ (770.) PROJECT MANAGEM
US ARET ACTICAL DAIA SYSTEMS
PUBLIMMENOTTH, MJ 07703
ATTH TREM LINE
ATTH DEAINE M, HURBE
ATTH DEAINE M, HURBE CONTRACTOR STREET COMPAGENCY PT. MONMONTR, NJ. 07703 ATTH DECEMBERS NR WARESCA. ATTH DECEMBERS CHEEF WARREN, MI ABUBU ATTM DKCTH-CCH-SB/MP. WOULCOT ATTM DRCPM-CKM-SB/R. SLAUGHTER SIGNALS WANDARE LANDRATORY
WATH HILL FARMS STATION
WARRENIUM, VA 22186
ATTN DIVEL-RUD-C
ATTN DIVEL-RUD-C
ATTN DILEG-PS
ATTN DELSG-PS ATTH DECPE-SC-5C CAULPIELD ATTH DECPE-SC-5C P. VENLER PROCESS MANACES STEERS
PARTY CHICLE SISTEMS
MATTER DECEMBERS ACCOUNTY
MATTER DECEMBERS ACCOUNTY
MATTER DECEMBERS
MATTER DECEMBERS
MATTER DECEMBERS US ARMY TACTICAL CORM SYS PT. MCHMUTH, NJ 07763 ATTH DRCPM-ATC SELECTED AMBUNITION PICATINNY ABSENAL BOVER, NJ. 07803 PROGRAH MANACER NAC TANK SYS DINECTOR

THE PROPERTY CAN AND THE PROPERTY OF THE PROPE

4.4

DISTRIBUTION (Cont'd)

のできないという。 これのでは、100mmのでは、10

2	DR I VE		2	0.00		4 BEA	BRART	Ę,		
HE ROM COMPORALION	WIS JOHES BRANCE DRIVE	22101	THE PAR REPORT 4520	ALIGHNORS	P. DITTHER	C. SOMERA	TACINICAL LIBRARY	JOSEPH BRADDOCE	121	BORENEY
8	JOKES	CLLAN VA 22101	744 8	:	1 . P. B.	3			1 G. EGE3	i
-	213	3	Ē	Ē	Ē	Ę	Ē	Ę	E	E

THE BDH CORPORATION
ALDBOURSOUS BLVD.
ALDBOURSOUS INTERNATIONAL
ALBBOURSOUS. MR 57106
ATTH B.A. ANTHONE
ATTH D.A. C. WORSCH
ATTH B. L. WUTCHINS
ATTH D.E. L. WUTCHINS

BENDIE AFROSPACE STSTEMS OPERATIONS 1919 CREAN ROAD
ANN ARBOR, HI 45107
ATTH EARL BEITING
ATTH J. WELDHER

BENDIA CORPORATION, THE EANSAS CITY, NO 64141 ATTN TECH LIBBARY BENDIX CORPORATION, THE 1400 TAYLOR AVE BALTIBORE, MD 21204 ATTH 8- S- MCUUAY BREDIX CORPORATION, THE TYRE RESEARCH LAMORATORIES DIV BANDIX CRAFF SOUTHERD, MI 48075
ATTH BAI PPANK

BENDIA CUPPURATION, THE COMMUNICATION LAISON RAZI JOPPA RAAD - TOUSON RAZIMONE, MD 21204 ATH BOCHENIER CONTROL

BANDIR COPPORATION, THE 717 N. MENDIX DR. SOUTH BEND, IN 40620 ATTN BICK PARADISE. BEPT 862

BENDIA CUSPONATION, THE GUIDANCE STATES DIVISION TRIBEDSO, M. U'DOS ATH DE TALLO ATT G. COMLINE ATT G. MEBETE ATT G. MEBETE ATT G. MEBETE

BOEENG CUMPANT, THE BOX 3989 WS 2R-UU SEATTLE, WA DESCU-ATTH FURNAY W. MICRIEIN, WS 43-75 ATTH A ENGSPACE LIBRARY ATTH ATTH ASHURA, WS 2R-UU ATTH CARL ROSEMBRG, WS-2R-UU ATTH LENOY SMITH

BULING WICHITA CO. JADI S. OLLVER ST. PICHITA, KANSAS 6721U ATIN ME 31-28 ATIN JOHN D. PUSTEK K 16-84

BOUZ-ALLEN AND NAMILTON, INC 776 SHREWSHURT AVE TINTON PALLS, NJ 07724 ATTN M. J. CHRISNER

BOOZ-ALLEN APPLIED RESEARCH 4330 EAST WEST HIGHRAT BETHESDA, MD 20014 ATTN: DR. H. GEISKE

BURROUGHS CORPORATION

PEDERAL AND SPECIAL STRIMS GROUP CENTRAL AVE AND KOUTE 252 PO BOD 517 PACLI, PA 28301 ATTH P. EIAZ

BURBUANO ASSUCIATES, INC. P.C. BUX 236 MARHINGION PARK, NJ U764U ATIN S. BURRUANO

CHARLES STANK DRAPLE LABORATORY INC.
555 TECHNOLOUS SOURCE
CAMBREDGE, MA. 02139
ATTA ALENETH FEPTIG
ATTA TECH LIB
ATTA PAUL R. RELLEY
ATTA PAUL R. RELLEY
ATTA PAUL RELLEY
ATTA PAUR SCHUZT—8.5.852
ATTA PAUR SCHUZT—8.5.851
ATTA PAUR SCHUZT—8.5.861
ATTA PAUR SCHUZT—8.5.861
ATTA PAUR PRENTRIDGE #5.

CHRYSLLY COPPURATION DEPENSE ENGINEERING DIVSION ATIN ME: R-M: 0°NEILL 424-01-74

CINCINNATI ELECTRONICS CUPPORATION 2650 GLENDALE - MILPORD ROAD CINCINNATI, OR 45241

COMPUTER SCIENCES CORP.
1400 SAN MATEO BLVD. SE
ALBUQUERQUE, NM R7108
ATIM A. SCHIFF ATTH C. R. STUBP ATTH CARL ENCCHELMANN

P.O. BOX 1249
MINNEAPOLS. MN 55440
ATTN DE. BOBERT L. CASSOLA
ATTN TROMAS H. PREY
ATTN R. L. BUHRRTY CONTROL DATA CORPURATION

AIL DIVISION COMAC BOAD DEER PARK, NY 11729 AITH ROY BRYANI EATON CORPORATION

DATAPRODUCT NEW ENCLAND
MARKE PREK NOTH
WILLINGPURL, CONNECTICUT 104492
ATIN JURN GALLERED

DELLY ELECTRONICS DIVISION MAIL SIDE: MYS. E-LUA 6767 MOLLISTER AVE GOLLIA, CA 19017 ATH JOHN HERISA ATTW B. PRILLARAD

DIKEROUD COMPONATION, THE 1009 BRADBUNY DRIVE, SE UNIVERSITY RESEARCH PARK ALENCUEROUE, MM 17106 ATTM L. WAYNE DAVIS

E-SYSTEMS, INC.
CREEN'ILLE DIVISION
FO BOX 1056
GREEN'ILLE, IX 75401
A11N LINRARY B-51600C

BCI DIVISION 15u1 72ab SIRETI NONTH 51. PETERSBUKG, PL 33733 ATIN WANCEL J. GUERIN E-SYNTERS, INC.

EPPECTS TECHNOLOGY, INC. 53h3 HOLISTER AVENUE SANTA MAPBRA, CA 53h105 ATTM ALLAN HUNT

83

をはいます。 からまるとうかは、10mmのでは、10mmのできたが、10mmのできた。 10mmのできた。 10mmのできた。 10mmのできたが、10mmのできた

GENERAL BLECTRIC CONFLIC ORDNANCE STSTEMS NOW PLASTICS AVENUE PITTSPIELD, MA U1201 AITH JUSEPH J. REIDL PAIPCELLD INDUSTRIFS, INC.
SHEEMAR PAIRCHLD IECEMOLOGY CENTER
20301 CENTURY BOULDVARD
GERMANYCHY, ND 20040
ATH DOCUMENTATION SPECIALISE UENERAL DYNAMICS/CONVAIR FU BUX 80847 SAN DIEGO, CA BZ138 ATIN DE-JURN VALERIO M255-62UU ATIN N-B-COSM GAREST COPPORATION
3.62; w. 1901M STRENT
TUREANCE, CALIFORNIA 90509
ATH RUBERT WEIN, WRFT, 93-9
ATH RALFH ICRIROPA DEFT, 93-9
ATH R. WEIL, 93-38/142 GENERAL DYNAMICS CORPORATION
ELECTRONICS DIVISION
P.O. BUX BILLY
BAN DIELO, CA 19136
ATTH J. G. RAWILINGS, DEFT. 647
ATTH G. E. BOLDMAN
ATTH B. TEMPERN
ATTH JOHN W. MAPER GLOWGIA INSTITURE OF THEUNOLOGY ATLANTA, GA 30332 ATTM DR. PUPBET MEMILLAN MOUSTAIN VIEW, CA 84040 ATTN 2-233, MR. DAVID K. MYERS ENGINERBING EXPERIMENT STATION GENERAL DYNAMICS COFFURATION PORONA UPERATION FO BUX 2507 FURNA, CA 917eb ATTN N. B. BOFLAND ELECTPOSPACE SYSTEMS INC. PO BOX 1359 FAIRCHILD SEMICONDUCTOR RICHARDSON, 1% 75ubu ATTH D. HRANDENBURG ATTH M. ANTDER ALABOS, NR 17544 BUGG, INC. LOS ALANDS DIVISION PU MUN NUM CERPITOS, CA BOTHI ATIN TED T. SKIMIZU GENERAL DYNAMICS ATTN TECH LIE

NEDIAM, MA 02184
ATTN LEOW LESINSK
ATTN CARLES A. THORNELL, LIBRARIAN
ATTN JARES A. TADON
ATTN DAVID P. FLUON
ATTN CARLES M. COWEN
ATTN CARLES M. VAREBOTTOM
ATTN CARLES M. VAREBOTTOM
ATTN COME SYST DIV, REIL P. NOTCHOL 13350 US HIGHWAY 18 8T. PETERSBURG, PL 33733 ATIM MARKISON H. NOBLE, MS 725-5 ATIM JOHN P. SCHOEPP MS 725-5 GOVERNMENT IMPORMATION
SYSTEM DIVISION P.O. BOX 37
MELBOURNE, PL 32401
ATTN TAXNE E. ABARE, MS TR 15/3
ATTN CHARLES ANDERSON MARFIS SEMICOMBUCTOR
P.O. BOX MS.
MALLBOURNE, FL. 32BUI
ATTM TONY PITZPATRICK, LIBELET
ATTM THOMAS J. SAMBERS
ATTM REW A. PORTE EONEYPELL INCORPORATED GOVERNERNY AND ARRONDITICAL PRODUCTS DIVISION 26-UU REDGERAT PAREAX MINNEAPOLIS, NN 55643 ATTH ROMALD R. JOGNSON, 41622 RONEYWELL SLECTRU-OPTICS CENTER LEXINGTON, MA 02173 ATTN TECHNICAL LIBERRY ATTN DR. J. A. BOLZER, MR-43 RAZELTINE CORPORATION
CODE HILL BOAD
ORDEN LAWN, NY 11740
ATTN TECH IMPO CTE, M. WAITE
ATTN C. V. MEINEN GTE STLVANIA, INC.
BLCTRONIC SYSTEMS GROUP
POO, BOA 188
HT. VLEN, CA 94442
ATTH PAUL JEPPRIES
ATTH DELL EVANS MONEYWELL INCORPORATED AEROSPACE DIVISION GTE SYLVANIA, INC. 168 B STREET MARKIS CURPORATION SPACE DIVISION
VALEY FORCE SPACE CENTER
PU HUX B550
PHILABLEHIA, PA 18101
ATTA LARY 1. CHASEN, LIBRARY, MCE.
ATTA LOUIS SIVU
ATTA LARY JEPEPS GENERAL ELECTRIC COMPANT RE-ENTRY & ENVIRONMENTAL SYSTEMS DIY PO BOX 7722 GENERAL ELECTRIC COMPANY
TAMPOCENTE POR ADVANCES STUDIES
SANTA AND STRET (TO DEAUER QQ)
SANTA ANDRARY, CA 93102
ATTN DASIAC/N. ESFIG ATTH CHARLES M. REVISON, DROP 624 GRUMMAN AEMOSPACE CORPORATION
BEITHAGE, NY 11714
AITH JERRY ROCEES, PLANT 35 H-27
AITH TECENICAL LIBBARY LOI-35 PHILADELPHAN STREET
ATIN LOU SULSTED
ATIN LOU SULSTED
ATIN LON B. GREENAUM
ATIN 0. J. PATTERSON, 800M 5433 GENERAL ELECTRIC COMPANY ARENGEPACE ELECTRONICS STATERS PLENCH ROAD ULICA, NY 13503 GENEVAL ELECTRIC COMPANY ALLEADDIA OPPICE 2560 HUNTINGTON AN 2 ALEXANDEIA, VA 22303 ATTN DASIAC, WILLIAM ALFONTE GENERAL ELECTRIC COMPANY ARRCAFT ENGINE GFOUP EVENDALF PLANT CINCINNATI, OH 45215 ATTH JOHN A. ELLEFRORST, E2 GENERAL NOTOPS COFFORATION 7929 S. HOWELL MILWAUKEL, #S. 55219 ATTN D. DROZNIAKIERICZ GENERAL ELECTRIC COMPANY

	INTRL CORPORATION
CENTIMBLA AVENUE S TEALE STREET	2065 BOWRES AVE. DEPT.
COLVER CITT, CA 80230	ATTA TINOTHY MAY MS 2-4
AND MEN MATRICES ON DAG!	ATTH RUCKY EVANS, BIL.
DUNNING M.S. DI	
DAN BINDER 6/D 129	CONTA PLANCE CORPORATION
VINCENT RO	BUDIE BEUTOND SINCEL
ATTW M. L. PACEARD	z
HUGHES AIRCHAPT CD.	Let Copposation
	FO BUX SOR17
8000	SAN DIEGO, CA 92138
ATTN MILK PANCETT BLDG. 114 MS 7	
PUSHES ALBCKAPI COMPANY	LARRY L.
PO BOX SOLO	AFTN HENRY OF AAT
CA 82634	
ATTM M.S. EATOM, MS 100, BLDG 614	
MUGNES ADROBATI COMPANY	INTERNATIONAL TELEPHONE
S. S	TELEGRAPH CURPORATION
	380 WASHINGTON AVENUE
FOR ANGELESY CA BOOLD ANTER FRANKSAN	NUTLEY, NJ 07110
PUBLET A. CLICKED	ATTN ALEXANDER L. RICHAL
AID JANES R. HALL	454
DR. JERRY CUPELICK, BL	AMO PINER BIRED
9, BLDG. 384 M.S. C314	NUTLEY, NJ UTLIC
	-70
BOCKED ALKERAL COMPANI LEBUCATOLAL PRODUCTS DIVISION	ATTN DAVID GRAY
INC REAL	T TANESTON TO STANK THE PARTY OF THE PARTY O
CARLSBAD, CA Sztub	37m FAST BONTIAC ST.
ATTM CEURGE HERSHMAN	
CKVIS	RICKE
ALLE DAVE ROBLESON	
	JAYCON CORPORATION
IBM CORPORATION	DEF. MAR. CA MODEL BAN
BOUTE 17c	ATTN DP. WALPH STANI
	ATTN DR LARRY SCOTT
ATTM TECHNICAL LIBRARY	ATTN WILLIAM A. SEIDLER
	AITH TROMAS A. TUMOLILL
LIN RESPARCE INSTITUTE	JET PROPUESION LAB
ABALTONIA CHANAS	4800 OAK GROVE DR M/S T
WORLS SEVERN	ATTA BE BRICE
ANNAPOLIS, ND 21402	ATTA MICHAEL E. CAUTUIR
A118 18CH LIB	ATTN KESTS MARTIN
III RESEARCH INSTITUTE	ENGRANCES SETABOR SERSE
-	APPLIED PRESICS LABORATO
CHICAGO, IL GOOLG	JUHNS HOPKINS ROAD
ATIA 10 TO MINDEL	LAUPEL, MD 20810
I. A.	Alin Frith B. Farmings
	ALLY NO ES CIUBON LE

	INTRI CORPORATION	KAMAN SCIENCES COSPORATION
	2065 BOWERS AVE. DEPT. 258	PO BOX 1463
MEDE STRAIL STREET	SANTA CLARA, CA 95050	COOR OF BURNESS OF TOP OF
CA 90230		
ER, MS D157		ATTA 4. POSTEE FACE
SINGLETARY, MS 6-D128	ALLY KOULT BYANDS BILL BLIG	ATTN J. ERSKINE
MING M.S. D129. BLDC 6		ATTM K. STRASSER
N 130	ION PHYSICS CORPORATION	ATTN J. LUBELL
	SOUTH BEDPOPD STREET	ATTA MERLE E. LESOING
12. U. O.	BUBLINGTON, MA U1503	ATTN BERNER STARK
AFIER	ATTN RUBERT D. EVANS	
CEARD	ATTN N. W. HARRIS	LEAN STAGE BO. INC.
.a.	I DT COBBOD ATION	
S.		L'OUG BROADWAT AVE.
CA SOUNS		MAPLE BEIGHTS, OHIC 44137
	SAN DIEGO, CA 82138	ATTW A. C. OIENCE, MGP. MAIN. 6 REL.
9	ATTN JOHN BARRITY	ATTN N. SCOTT BRACKETT/ TRCH 1.19
	ATIN LAPRY L. LONGDEN	
PT COMPANY		
		LEAR SIEGLER INC.
W2003	ALTH MAKEON A. ROSE	INSTRUMENT DIV.
7 7 7 2 m 17 m 17 m 17 m 17 m 17 m 17 m	ATTN LLOYD DUNCAN	4141 EASTERN AVE. SE
CH HO 1000 BITC DIA	ATTN SABLDON L. JURIST	GRAND BAPEDS ME ANSOR
FT COMPANY	INTERNATIONAL TRIEBLOWL AND	ALLE DIAN SILLICE MAN ILL
		ATTA JOHN STECKL MO-100
Albboot STATION	IELEGRAPH CORPORATION	ATTN F. PABER MS-113
	380 WASBINGTON AVENUE	
BOODS	NUTLEY, NJ 07110	DATALOG ALITTON SYSTEMS
. SKITH, JOO/ 1347	ATTN ALEXANDER L. PICHARDSON	
. CLICKMAN		TAC WALL WELLSAN FOAS
HALL		MILVILLE, NY 21746
W COMBELLION MINE. NOTANGE AND	III DCD	ATTN LIBRARIAN
	462 RIVER RUAD	ATTN PPL./MAINT. RMSIMERPING
BUT BLUG. 384 Mass. C.314	MUTLET, NJ U7110	
	- 73	
PT COMPANY	Att Davis Coak	Lillon Statemen INC.
ODDC15 DIVISION		DATA SYSTEMS DIVISION
DEAL CONTRACTOR		BOUL WOUDLET AVENUE M.S. 45-37
	III AEPUSPACE/UPTICAL DIV.	WAN NUTS. CA 81408
2000	3700 EAST PONTIAC ST.	ATTN D. PPEDEPICE
	PT. BAYNE BED 46803	ATTN BOLD BRETIS
SCRAW	ATTM L.W. PICKETTS	
NOSKI!		
		LITTON SYSTEMS, INC.
	JAYCON CORPORATION	GUIDANCE & CUNTROL STSTEMS DIVISION
•	1401 CARINO DEL MAR	SSUO CANGGA AVENUE
3	DEL MAR, CA 92014	WOODLAND RILLS, CA 91365 MAIL 20MB 78
•	ATTN DR. KALPH STAKL	
.79	ATTN DR LARRY SCOTT	1111 1111 0 0 1111 110
AMEUVSKT	ATTN CITTAM A. SPIDLER	
L LIBRARY	OF LONGE A SERVICE ATTA	ALIN G.E. BLOOM
	ALL LICENS AS TOROGET CO.	ATTN GEROLD S. MOLLAND
INSTITUTE		ATIN JOHN S. BUCK
BC ANNEAST AND DE TA	SET PROPUESTON LAIS	
	4800 OAK GROVE DR M/S T-1180	
	PASADENA, CA BILUS	
	ATTA W. PRICE	
71407	ATTN MICHAEL E. GAUTHIER	
	ATTN KEITH MARTIN	
ALDE TOTAL	JURNS MOPY INS UNIVERSITY	
STREET	APPLIED PRYSICS LANGUATORY	
91919	CACCO CHESTON AND CONTRACT	
PHANKI	CORNE HOTHER ACAL	
NOEL	LAUFEL, MD 20810	
	ATIN PLIER D. PARTRIDGE	
	ATIN R. E. GIBSON LIBHARY (MACIS)	

MCDUNNELL BOUGLAS CORPORATION	S301 BOLSA AVENDE HUNTINGTON BEACH, CA 92647	R	ATTN P. ALBRECHT, MS	ATTN BRIAN P. TRIGGS	Charles of Michigan			LAS VEGAS, NV SELUB		MISSION RESEARCH CORPURATION	PO POX 5683, STATION C	ALBUQUERQUE, NE B7108	ATTN LAPRY D. SCOTT	ATTN HANDLU PPICE	ATTM JOHN SCHAELZER	BISSION RESEARCH CORPORATION	802 1208	LA JOLLA, CA 82038	ATTN V. A. J. WAN LINT	ATIN JAMES RAYMOND	ATIN Die J. AZAREWICZ	ATTN ROBERT BERGER	ATTN DONALD R. BCBORBOR		Melef. LINCOLN LARORATORY	PU HOX 73	LEBINGTON, MA U2173	ATIN LEONA LOUGHLIN. LIBRARIAN A-CI	ATTN MICHAEL GILMORE		MOTUROLA GOVERNALMY ELECTRON ACS	8201 to MCDOWELL MOAD	SCUTTSDALE, AZ 85252	ATIN C. CARDINER, M.D. 2043		ATIN DR. TET PANG	ATIN GREGORY JARCZYK		NATIONAL SENICONDUCTOR	2860 SERICONDUCTOR DRIVE	SANTA CLARA, CA HSUS	ATTN TONY CARA MS CORO		ACT LANCAUCH ACCATTOOM	SOLITOR CONTROL OF THE PARTY OF	FLECTRONIC DIVISION		PALUS VERDES PENINSULA, CA 32074	ATTN BOYCE 1. AHLPORT	NUPTREOF CORPORATION	NONTHROP BLALANCH AND	TECHNOLOGY CENTER	TECHNOLOGY CENTER
	LOCINIED WISSILES AND SPACE COMPANY		GERRY VALE, CA SACRO		ATTH SABORL 1. TAIRUTY	ATTR MR. B. A. SHITH, D / X5-85	ATTH DE. D. G. GIRTON BLDG. 151		A. CAVOT MUR. 15.3		TO A STATE OF THE PARTY OF THE		ATTA BUD LONGLET	ATTENDED TO MANAGED BEFT BOTTO		LOS ALANOS SCIENTIFIC LABORATORY	P.O. BOX 1663	LOS ALAMOS, NW R7544	_			2131 COLIECTOR BLOD		PT. WATHE, INDIANA 46803	ATTN L. PERALTA	ATTN W. E. MICKALDEON		MAGNAVOI GUVT. AND INDUS. ELCT. CO.	de impusir lat. Avenue	MANARA NO 07450	ATTE: SEPT MESTERS		MAPTIM MARIETTA AEROSPACE	OF LAND BIVISION	FO MOA 3637	OFFICE SERIES	ALLE BAROLD CALES	ALIN R. FOUND.	ALLEN CACCO DEMOND MY (0.5	9	ATIM DE C. THITESCARVER MF 246	MARTIN MARIETTA CUPPURATION	BENVER DIVISION	PO BOX 179	DENVER, CO 80201	ATTN PAUL G. KASE, MAIL DESSO	ATTN BEN T. GRAHAM. MS P-USAK	ATTN GROBEF RAMEOND MS POS30	PARTS ERGINEERING	MAXMELL LAWORATORIES, INC.	DOM BATTON ARTHUR.		SAN BIBOO, CA 92123

BAYTHEON COMPANT
BEDFORELL BOAD
BEDFORED, MA UTJU
ATTN GAJANAN N. JOSHI, PADAR PYS LAR BATTHEON COMPANY
528 BOSTON POST ROLLS
SUDDUKT, MA UNTTO
ATTH MARCLE L. FLLSCHER
ATTH ADARS P. WECKACK
ATTH CORKLE L. NARBONE
ATTH GERALLE L. NARBONE
ATTH GEREE P. WOSSUTH
ATTH BESSET P. WOSSUTH QUESTRON CORP.

101 CONTINEYAL BLVD SUIIL SOU
EL SEGUNDO, CA B0245
ATTN JAMES P. SPRATT PHYSICS INTERNATIONAL COMPANY K & D ASSOCIATES
PO BOX MASS
MARINA DEL KEY, CA 90291
ATTA ROBERT A. FOLL
ATTA CHARLES MO
ATTA PARN GAGE NOVATRONICS, INC. PO BOX M78 POMPANO BEACB, PLA 33061 ATTN WK. J. HIGERD ATTN MR. JACK DETTNER NOFTHROP CORPORATION
ELECTRONIC DIVISION
2010 NEST 120TE STREET
HARMORKE, CA 80250
ATTH STARLET HE STROREL
ATTH DAVID 1. STROREL
ATTH PAVID 1. STROREL 2700 MERCED STREET
SAN LEANDRO, CA 84577
ATTY TECK LIR
ATTY LEW VANUCCI
ATTY JOE ROCSLY R & D ASSOCIATES 1401 WILSON BLVL, #500 AFLINGTON, VA 22209 ATTH JOHN BONBARDI RAND CORPORATION, THE ITUU MAIN STEET SANTA MONICA, CA BO406 ATTN TECHNICAL LIBRARY PALUS VREDES PLNINSULA, CA BU274 ATTN LIBBARY ATTN J. RRODE

The state of the s

PICA PEREACH LABORATORY PO BOX 860, LOCUST CORRER PERMICETOR, M. 06540 ATTH GENUCE J. BRUCKER ATTH TECH LIB ATTH SURINDER S. SERRA ATTH SURINDER S. SERRA RCA COPPORATION SOLID STATE IECHNOLGG CENTER BY 202 ATTH MANOLE BORRAN ATTH ST CORR	P. U. BOI 9208B 94009 LOS ANGELES, CA 900UB ATIM J. B. YATES	SCIENCE APPLICATIONS, INC. 8050 OLD COURTHOUSE ROAD VILKER, NA. 20180
PO BOX 800, LOCUST CORNER PRINCETOR NO 10 0540 AITH SECRELS AITH STELLS BRUCKER AITH STELLS LIS AITH STELLS LIS SOLID STATE TECHNOLOGY CENTER RT 202 ATH ST OOBER NO 98576 ATH SAROLD SOREAN ATH ST OOBER ALE WAIL LOCATION AN	LOS ANGELES, CA BOUUB ATTN 1. B. YATES	BOSU OLD COURTHOUSE BOAD
PRINCETON, NJ 06540 AITH EGG 1. BRUCKER AITH TECH LIB ATTH SUPLINEES. SEERRA RCA CORPORATION SOLID STATE TECHNOLOGY CENTER BY 202 SOMERVILLE, NJ 08676 ATTH AROLD SORRAN ATTH SY ODLEN ATTH WILLIAM ALLEN MAIL LOCATION JA ATTH WILLIAM ALLEN MAIL LOCATION JA ATTH WILLIAM ALLEN		THE CO AN ARTHUR
ATTH SECURCE J. BECKER ATTH SECRELS ATTH SECRELS ATTH STEAM LIS REA CORPORATION SOLID STATE TECHNOLOGY CENTER RY 20.2 ATTH HAROLD BORRAN ATTH HAR		
ATTY ICCE LIB ATTH SUBINDER S. SEEREA REA COPPORATION SOLID STATE IECHNOLOGY CENTER BY 202 SOMEPVILLE, NJ 08676 ATTH ARROLD DORRAN ATTH ST COREN ATTH SILLAW ALLEN MAIL LOCATION JA ATTH BILL SCRILP		
ATIN SUPINDER S. SEERRA RCA CORPORATION SOLID STATE TECHNOLOGY CENTER STATE TECHNOLOGY CENTER ATTH AROULD SORRAN ATTH SY COREN ATTH SY COREN ATTH SILLIAM ALLEN MAIL LOCATION JA ATTH BILL SCHILP	SANDERS ASSOCIATES, INC.	
34	85 CANAL STREET	SCIENCE APPLICATIONS, INC.
3 =4	•	JS64 LINCOLN AVE, SUITE 5
34	ATIN L. STOMMES MAIL SIOP: NCAI-6270	OCDEN, UT 64401
		ATIN D. MILLWARD
	SANDIA LABORATORIES	
MAROLD BORKAN Sy Coren William Allen Bill Schilp	LIVERHORE LABORATORY	SEUCK SYSTEMS INC.
SY COREN WILLIAM ALLEN BILL SCHILP	TO BOX TO	65 MARCUS DR.
	LITERIORES CA SAGOO	MELVILLE, Lolo NI II/4/
	ALLS IBCRECAL LIBRARY	ATIM MINON COLDINARDER
	SANDIA LABORATORIES	
TCA CORPORATION	PO BOX 5800	SINGLE COMPANY, THE
CONTINUED & COMPANY STATES	ALBUQUERQUE, NM 87:85	150 TOTOWA KOAD
MINESTER & BORTALE MANAGEMENT OF TAXABLE BY	ATTN HERB PLOTD, 2332	WATNL, NJ U7474
MOONE STORM. NJ URGS 7	ATTN J. A. MOUD, 4360	ATTN NIKULA! KLINKONSKY
	ATTW BOB GREGORY, 2140	ATTN TECH INFO CENTER 12833
	ATTM C. GOVE, 2110	THE CORESTANT OF STREET
ECA CORPORATION	ATIN B. D. KINNEY, 2326	SPERRY RAND CORPORATION
	ATIN P. L. SCHWOLMEL, 5110	UNIVAC DIVISION
PROFILE COURSE SERVICE	ATTN JOHN B. STICHMAN, 2167	DEPENSE SYSTEMS DIVISION
	ATIM W. R. DARES, JR., 2144	PU BOX 3525 MAIL STATION 1931
ATTN W.P. MEAGERTT	ATTN GRANT J. LOCKWOOD, 4232	ST. FAUL, MY 55116
ATTA MENRY W. EALSEP	ATTA STANTEN D. POSSER, 4450	ATTN THEST AS INDA, MSV2125
ATTH REMNETH A. WHITEACRE	ATTE HOWARD M. SANDER	ATTN M. S. ASP MSVO512
ATTH BOBERT F. MAGTARICS		
	SANTA BARBARA RESEARCH CORPORATION	SPERRY RAND CORPORATION
PESBARCH TRIANGLE 185111UTS	75 COPULAR DRIVE	GYMUSCOPE DIVISION
PO BOX 12194	GOLLIA, CA 83017	OREAT NECK, NY 11020
RESEARCH TRIANGLE PARK, MC 27708	ATIN F. BALLE	ALIN FRANK V. SCARAVAGLIONE C-7
ATTH DR. MAYRANT SIBONS	BEERS ASSOCIATES	SPERRY RAND COPPURATION
	P. O. BOX 2549	SPERRY PLIGHT STSTEMS DIVISION
SOCIABLIF/COLLEGE	RESTON, VA 22U9U	PO BOX 21111
CEDAR BAFIDS: 104A 52402	ATIN PREM SETTY, SCIBNTIST	PHOENIX, AZ MSUSA
ATTH A.R. LANGENPELD 137-138		ATTH D. A. SCHOW, ROOM 104C
	SCIENCE APPLICATIONS, INC. PO BOIL 2351	ALIN TECH LIFE
	LA JOLLA, CA 9203k	SPIRE CORP.
COCCEPT INTERNATIONAL CORPORATION	AITN J. ROBERT BEYSTER	PATRIOTS PARK
64.70 BINALORA BVENUE	ATIM DAVID LUNG	BEDPURD, MA 01730
ATTS K. P. BOLL	ATTN STEVE DALICH	ATTN ROGER G. LITTLE
ATTN V. R. DEMARTING	ALTH BOOK BANK TANDON	
ATTH J. BLANDFORD	ATTA EDVAND E. O'DONELL	333 RAYENSWUOD AVE
ATTH P. E. MATROCK!		MENLU PARK, CA 84025
BOCKGELL INTERNATIONAL CORPORATION	SCIENCE APPLICATIONS, INC.	ATTN BURT R. GASTEN
SATELLITE SYSTEMS DIVISION	MONTRAILLE DIVISION	
12214 SOUTH LAKEWOOD POOLEVARD	2108 W. CLINTON AVENUE	STSTERS SCIENCE AND SOFTWARE
DUBMET, CA 90241	BURTSWILLS AL SEROS	HAYBARD, CA SASAL
ATTN JAMES 4. EAFTHR		ATTN TECH LIB
ATTH FICHERD J. DESIPHET ES SET!	ATTN JOHN SCHUCZINSKI	***************************************

		US ARMY ELECTRON
TELEBRANE BROSE PROPRIES	UNITED AIRCRAFT COPPORATION	AND DEVELOPMENT
	MARILTON STANDARD DIVISION	ATTN TECHNICAL D
SUBSTRUCT AND COOK AS	SEPACIFICATION PROPERTY.	
2	ALMBEGG LOCKS, CT COCOS	HAPRY DIAMOND LAI
ATIM PRED O. LEOFARD	ATTW RATHOND G. CIGUEPE	ATTN CO/TD/TSO/D
		ATTN RECORD COPY
TELEGOVER STRIKES CO.	UNITED IECKNOLOGY CURPORATION	ATTN HDL LIBRARY
LEGOL MCEDMOFF ET	NORDEN SYSTEMS DIVISION	ATTN RDL LIBBARY
SCHEREUGE CA BLOLD		
STATE CORPUS OF THE STATE OF TH	SOME ALL CONTRACTOR	
	THE STREET STREET STREET	CH 1FP
TELEPHONICS	ATTN DAVID B. STURIEVANI BS LOIL	CHIEP,
770 PARK AVE	AND DESCRIPTION OF THE PERSON	CH I EP
	ADVANCED TREMEDON CHATEL	CHIEP,
	PO W. 226144	CHIES.
	DALLAS. TY 75266	ATTN CRIEF, 1300
TELAS INSTRUMENTS, INC.		CHIEF
PO BUX 226UIS		Cutter
DALLAS, TX 75226	RESTINGHOUSE REECTRIC CORPORATION	CHIEF
ATTN DONALD S. MANUS. ES 14	ASTRONUCLEAR LAHORATORY	CHIEF.
ATIN TECH LIB MS 212	PU BUX 10864	CHIEP.
ATTW MOU TOUNG BANK	PITTSBURCH, PA 15236	CHIEP.
ATTN PRANK OF FOREST	ATTN TECH LIM	CHIEP
	TOTAL SOCIETY OF THE PROPERTY	CB1EP,
ASOB TRACOR LANE	DEPRESE AND RESCHOOLS AND ACCOUNT OF STREET	CHIEF.
AUSTIN - TR 78721	Pu Bux 1521	ATTN CRIEF, 2150
ATTY B. CLLES	BALTIMORE, ND 21203	
	ATTN HENRY P. KALAPACA, MS3330	CHIEF
THE DEFENSE & SPACE STS GROUP		CHIRP
ONE SPACE PARE	WESTINGHOUSE ELECTRIC CURPURATION	CHIEP.
REPORDO BEACH, CA. 20470	PESEARCH AND DEVELOPMENT CENTER	CHIEF,
ATTR OF BY AMARIN MALES SELECTION SE		CHIEP,
ANTH TECH INTO CARACAT INTO		CHIEP,
ATTA GORDON No NEWSTRON, PI-2062	ATTN RECULIS BLUG. 302 MOUNT 104	CHIEP
AITN A. WITTELES, 21-2144		ATTA CALER - SASO
ATTA RUGER DUPP, R1-2062	TETEL	CHIEF
ATTH FRANK C. PRIEDT, RI-2062	ATTH H. ZAGORITES	CHIEP.
T. LUNN E		CHIEP,
	BOCKWELL INTERNATIONAL CORP.	CRIEF,
ATTN W. WILLIS PI-2078	3370 MIRALOMA AVE.	
dinoso sas dover o descent delle	ANAHEIM, CA 92803	
2.423 TELLER BOAD	ATTN HARRY TEMOYAN	ATTN FRED RALICE
MEMBURY PARK, CA 51320	ATTH ROBERT SCHNEIDER	ATTM CATA SELPA
ATTH BURARD M. MAJRUEM	ATTIN M. BEGINALA, MS HELD	
GOODS BAS TOWNS C. THE COLUMN		
Hee Diskered of brakes of the comment of the commen		ATIN CHRIS BOYEL
SAN BERNAKDINO, CA 92402		PILL MARK COLDA
AITH P. B. PAY		.
ATIN B. KITTER 527/712		ATTN H. EISEN, 10 CO
ATTACHE TO BE STATE TO CALLED		
THE STRIETS AND EXERCI		
DEALEGE AND GARAGES CROSS		
F.C. BOL SEG		
ATTA A. D. COSSENS		
ATTH B. G. GILILLAND		